

MADE ERSY

India's Best Institute for IES, GATE & PSUs

Test Centres: Delhi, Noida, Hyderabad, Bhopal, Jaipur, Lucknow, Bhubaneswar, Indore, Pune, Kolkata, Patna

ESE 2020: Prelims Exam CLASSROOM TEST SERIES

E & T ENGINEERING

Test 2

Section A: Network Theory **Section B:** Digital Circuits

1.	(d)	16.	(c)	31.	(b)	46.	(d)	61.	(c)
2.	(b)	17.	(a)	32.	(b)	47.	(c)	62.	(b)
3.	(b)	18.	(a)	33.	(c)	48.	(b)	63.	(a)
4.	(b)	19.	(d)	34.	(b)	49.	(b)	64.	(a)
5.	(c)	20.	(b)	35.	(d)	50.	(c)	65.	(b)
6.	(b)	21.	(b)	36.	(d)	51.	(d)	66.	(c)
7.	(c)	22.	(b)	37.	(b)	52.	(b)	67.	(a)
8.	(b)	23.	(d)	38.	(c)	53.	(c)	68.	(c)
9.	(a)	24.	(a)	39.	(c)	54.	(c)	69.	(c)
10.	(c)	25.	(b)	40.	(d)	55.	(c)	70.	(d)
11.	(b)	26.	(d)	41.	(d)	56.	(c)	71.	(b)
12.	(c)	27.	(a)	42.	(b)	57.	(a)	72.	(d)
13.	(b)	28.	(b)	43.	(b)	58.	(d)	73.	(d)
14.	(a)	29.	(b)	44.	(a)	59.	(b)	74.	(c)
15.	(d)	30.	(b)	45.	(b)	60.	(d)	<i>7</i> 5.	(b)

Test 2


DETAILED EXPLANATIONS Section A: Network Theory

1. (d)

Superposition theorem can't be used for the given circuit, because while acting one source alone, the circuit violates KVL.


2. (b)


At $t = 0^-$:



$$i_L(0^-) = \frac{10 \text{ V}}{4 \Omega} = 2.5 \text{ A}$$

At $t = 0^+$:





3. (b)

Average power absorbed by a load depends only on fundamental components.

$$v(t) = 100\cos(\omega t) = 100\sin(\omega t + 90^{\circ}) \text{ V}$$

So,

$$P_{\text{avg(load)}} = \frac{V_1 I_1}{2} \cos \phi = \frac{100 \times 5}{2} \cos(90^\circ - 30^\circ) \text{ mW}$$
$$= 250 \cos(60^\circ) = 125 \text{ mW} = 0.125 \text{ W}$$

4. (b)

From the given circuit, we have

$$V_{1} = \frac{5 \times 10}{15} = \frac{50}{15} = \frac{10}{3} \text{ V}$$

$$5 \text{ V} + \frac{10 \Omega}{5} V_{1} + \frac{10$$

$$V_{OC} = 3V_1 = 3 \times \frac{10}{3} = 10 \text{ V}$$

$$I_{SC} = \frac{10}{10} = 1 \text{ A}$$


$$\therefore \qquad R_{Th} = \frac{V_{OC}}{I_{SC}} = 10 \Omega$$
so,
$$P_{max} = \frac{V_{Th}^2}{4R_{Th}} = \frac{V_{OC}^2}{4R_{Th}} = \frac{10 \times 10}{4 \times 10} = 2.5 \text{ W}$$

5. (c)

Using transmission parameters,

$$\begin{split} V_1 &= AV_2 - BI_2 \\ I_1 &= CV_2 - DI_2 \end{split}$$

 $\therefore \qquad \text{parameter } D = \left. \frac{-I_1}{I_2} \right|_{V_2 = 0}$



$$D = \frac{-I_1}{I_2} \bigg|_{V_2 = 0} = \frac{3}{2}$$


6. (b)

$$V = R_{eq} I_1$$

$$-I_1 + \frac{V}{4} + \frac{V - 2I_1}{2} = 0$$


$$\frac{V}{4} + \frac{V}{2} = 2 I_1$$

$$\frac{V}{I_1} = R_{eq} = (8 \| 4) = \frac{8}{3} = 2.67 \Omega$$



7. (c)

Redrawing the circuit after source transformation we get,



$$\frac{V_x - 10}{10} + \frac{V_x + 100}{10} + \frac{V_x}{10} = 0$$


$$3V_x + 90 = 0$$

$$V_x = -30 \text{ V}$$

$$I = -\frac{V_x}{10} = \frac{30}{10} = 3 \text{ A}$$

8. (b)

:.



Let the current flowing into the circuit at the node 'a' will be I. Since the infinite network is symmetrical about 'a', the current I in going from 'a' to infinity, is divided equally along the branches aQ, aU, aP and ab as shown in the figure.

The current 'I' then returns from infinity and is taken from the network at node 'b'.

Again by symmetry, the current flowing along the branches Rb, ab, Sb and Tb are I/4.

 \therefore Total current flowing along *ab* is I/4 + I/4 = I/2

$$V_{ab} = I/2 \times R$$

 \therefore Effective resistance $R_{ab} = R/2$.

9. (a)

Initially,
$$C_1 = 5 \,\mu\text{F and } Q_1 = 17 \,\mu\text{C}$$

$$C_2 = C \,\mu\text{F and } Q_2 = 0$$

$$\therefore \qquad Q_T = Q_1 + Q_2 = 17 \,\mu\text{C} \qquad \dots(i)$$

When C_1 is connected to C_2 parallely, the charge is transferred from C_1 to C_2 . However the total charge remains equal to 17 μ C. Due to the law of conservation of charge, for the capacitors connected in parallel.

$$V_1 = V_2$$

$$\frac{Q_1}{C_1} = \frac{Q_2}{C_2}$$

$$\frac{10}{5} = \frac{7}{C}$$

$$C = \frac{7}{2} = 3.5 \,\mu\text{F}$$

10. (c)

From z-parameter model,

$$V_1 = z_{11}I_1 + z_{12}I_2$$
 ...(i)

$$V_2 = z_{21}I_1 + z_{22}I_2$$
 ...(ii)

: Output port is short circuited

$$V_2 = 0$$

$$I_2 = \frac{-z_{21}}{z_{22}} I_1 \qquad ...(iii)$$

From equation (i) and (iii),

$$V_1 = \left(z_{11} - \frac{z_{12} \times z_{21}}{z_{22}} \right) I_1$$

or

:.

$$I_1 = \frac{V_1}{\left(z_{11} - \frac{z_{12} \times z_{21}}{z_{22}}\right)} = \frac{3}{27 - \frac{9 \times 9}{27}}$$

$$I_1 = \frac{3}{24} = \frac{1}{8} = 0.125 \text{ A} = 125 \text{ mA}$$

11. (b)

The total number of possible links are

$$l = B - n + 1$$


here,
$$B = 14$$

$$n = 8$$

$$l = 14 - 8 + 1 = 7$$

12.

At $t = 0^-$ the circuit will be drawn as



By KVL in the first loop,

$$2I + 3I - 20 = 0$$


$$I = \frac{20}{5} = 4 \text{ A}$$

$$v_C(0^-) = v_C(0^+) = 3 \times 4 = 12 \text{ V}$$

$$i_L(0^-) = i_L(0^+) = 0$$

$$i_{I}(0^{-}) = i_{I}(0^{+}) = 0$$

Now, at $t = 0^+$ the circuit can be redrawn as



or
$$\frac{di(0^+)}{dt} = \frac{V}{2} = \frac{7.2}{2} = 3.6 \text{ A/s}$$

13. (b)

The degree of each node in a fully connected graph is equal to (n-1)

14. (a)

For the given circuit

$$L_{eq} = L_1 + L_2 \pm 2 \text{ M}$$

where

Also;

at $t = 0^+$,

$$M \propto \sqrt{L_1 L_2}$$

and

$$L \propto N^2$$

when number of turns get halved,

and
$$L_1' = \frac{1}{4}L_1$$

$$L_2' = \frac{1}{4}L_2$$

$$L_{eq}' = \frac{1}{4}L_1 + \frac{1}{4}L_2 \pm \frac{1}{4} \times 2 M$$

$$L'_{eq} = \frac{1}{4}(L_{eq})$$

$$f_0' = \frac{1}{2\pi\sqrt{L_{eq}'C}} = \frac{1}{2\pi\sqrt{\frac{1}{4}L_{eq}C}}$$


$$= \frac{2}{2\pi\sqrt{L_{eq}C}} = 2f_0$$

15. (d)

$$i(t) = \frac{1}{8}e^{-t/2}A$$
 (given)

$$I(s) = \frac{1}{8(s+\frac{1}{2})} = \frac{2}{8(2s+1)} = \frac{1}{4(2s+1)}$$
 ...(i)

as per the question,



The KVL equation in the loop

$$\frac{1}{s} = \left(R + \frac{1}{Cs}\right)I(s)$$

$$\frac{1}{s} = \left(\frac{1 + RCs}{Cs}\right)I(s)$$

$$I(s) = \frac{C}{(1 + RCs)}$$
 ...(ii)

Comparing with equation (i), we get

 $C = \frac{1}{4} = 0.25 \,\mathrm{F}$

RC = 2


$$R \times \frac{1}{4} = 2$$

$$R = 8 \Omega$$

16. (c)

and

The circuit can be redrawn as



By applying KVL in loop (i), we get,

$$3V_x = 6i_1 + 12i_1 + 6(i_1 - i_2)$$

 $3V_x = 24i_1 - 6i_2$...(i)

by applying KVL in loop (ii), we get

$$V_{ab} = 12i_2 + 3V_x + 6(i_2 - i_1)$$

$$\begin{split} V_{ab} &= 18i_2 + 3[12 \times i_1] - 6i_1 \\ &= 18i_2 + 36i_1 - 6i_1 \\ V_{ab} &= 18i_2 + 30i_1 & \text{(ii)} \end{split}$$

:. From equation (i)

$$3(12i_1) = 24i_1 - 6i_2$$

 $36i_1 - 24i_1 = -6i_2$

or

$$i_1 = \frac{-6}{12}i_2$$
 ...(iii)

:. From equation (ii) and (iii)

$$V_{ab} = 18i_2 - 30\left(\frac{1}{2}\right)i_2 = (18 - 15)i_2$$
 $V_{ab} = 3i_2$
 $\frac{V_{ab}}{i_2} = 3 \Omega$

or

From the given characteristics, it is clear that,

when

$$V = 0 V$$
 (short circuit)


$$I = -3 A$$

and when

$$V = 15 \text{ V}$$

$$I = 0 A$$
 (open circuit)

.. Network becomes,



$$V_{OC} = 15 \text{ V}$$

$$I_{SC} = -I = 3 \text{ A}$$

$$R_{Th} = \frac{15}{3} = 5 \Omega$$

:.

and maximum power transferred is

$$P_{\text{max}} = \frac{V_{OC}^2}{4R_{Th}} = \frac{(15)^2}{4 \times 5} = \frac{15 \times 15}{20}$$
$$= \frac{45}{4} = 11.25 \text{ W}$$

18. (a)

$$Z_L = j\omega L = j \times 1000 \times 10^{-3} = j$$

and


$$Z_C = \frac{1}{j\omega C} = \frac{-j}{1000 \times 10^{-3}} = -j$$


$$Z_{\text{eq}} = 1 + (Z_L \mid \mid Z_C)$$

$$= 1 + \frac{(j)(-j)}{-j+j} = 1 + \frac{1}{0} = \infty$$

$$\therefore \qquad I = 0$$


In order to obtain Norton's equivalent across the terminals 'b' and 'c' the circuit can be redrawn as








:.
$$I_{SC} = \frac{17-5}{10} = 1.2 \text{ A}$$
 and
$$R_{Th} = \frac{10\times20}{20+10} = 6.67 \Omega$$

20. (b)










22. (b)

The reciprocity theorem is not applicable to the circuits with time varying elements.

23. (d)

Considering the given circuit,



$$V_{\text{Th}} = -2R_3I_x + R_2I_x = (R_2 - 2R_3)I_x$$

 $V_{\rm Th}$ will be equal to zero, when $R_2 = 2R_3$.

In option (a)
$$\Rightarrow$$
 $R_2 = 15 \Omega$ and $R_3 = 30 \Omega$ \Rightarrow $R_2 \neq 2R_3$

In option (b)
$$\Rightarrow$$
 $R_2 = 15 \Omega$ and $R_3 = 10 \Omega$ \Rightarrow $R_2 \neq 2R_3$

In option (c)
$$\Rightarrow$$
 $R_2 = 20 \Omega$ and $R_3 = 40 \Omega$ \Rightarrow $R_2 \neq 2R_3$


In option (d)
$$\Rightarrow$$
 $R_2 = 20 \Omega$ and $R_3 = 10 \Omega$ \Rightarrow $R_2 = 2R_3$

So, option (d) is correct.

25. (b)

Here, the 8 Ω resistance in parallel with the 16 V source can be ignored.

: the circuit can be redrawn as



By KVL in the outer loop, we get,

$$4I' - KI + 16 + 2(I' - 6) = 0$$

or

$$I' = \frac{KI - 4}{6} \qquad \dots (i)$$

Also,

$$I = 6 - I' = 6 - \left(\frac{KI - 4}{6}\right) = \frac{40 - KI}{6}$$

or

$$I = \frac{40}{6+K} \qquad \dots (ii)$$

The power dissipated in the 2 Ω resistor is 50 W.

$$P_{2\Omega} = I^2 \times 2$$

$$50 = \left(\frac{40}{6+K}\right)^2 \times 2$$

$$\frac{40}{6+K} = \sqrt{25} = 5$$

or

$$40 = 30 + 5 \text{ K}$$

or

$$K = 2$$

For maximum power transfer

$$Z_{L} = Z_{s}^{*} = (R_{s} + jX_{s})^{*} = R_{s} - jX_{s}$$

$$I = \frac{V_{m} \angle 0^{\circ}}{Z_{s} + Z_{L}} = \frac{V_{m}}{2R_{s}}$$

$$P_{\text{avg}} = \frac{1}{2}I^2R = \frac{1}{2}\frac{V_m^2}{(2R_s)^2} \times R_s = \frac{V_m^2}{8R_s}$$

27. (a)

Here $v_0(t)$ is negative means current direction is opposite in the coils

$$v_0(t) = \frac{M di_1(t)}{dt}$$

$$M = \frac{|v_0(t)|}{\left|\frac{di_1(t)}{dt}\right|} = \frac{40}{16} = 2.5 \text{ H}$$

28. (b)

For a symmetrical two port network,


$$z_{11} = z_{22}$$

 $y_{11} = y_{22}$
 $\Delta h = 1$
 $A = D$

and

29. (b)

The circuit can be redrawn as,



When I = 0,

$$40 V = 5R$$
$$R = 8 \Omega$$

30. (b)

At $t = 0^-$ when switch was closed.

The voltage across the capacitor is


$$v(0^{-}) = \frac{10 \times 2}{5} = 4 \text{ V}$$

: Capacitor does not allow the sudden changes in the voltage across it.

$$v(0^{-}) = v(0^{+}) = 4 \text{ V}$$

31. (b)

For a series RC circuit,



Here,

$$V_C = \frac{V_S}{R + \frac{1}{j\omega C}} \left(\frac{1}{j\omega C}\right) = \frac{V_S}{j\omega RC + 1}$$

Phase difference between V_S and $V_{C'}$

$$\phi = \tan^{-1} \omega RC$$

As
$$\omega \uparrow \phi \uparrow$$
; $R \uparrow \phi \uparrow$; $C \uparrow \phi \uparrow$

As
$$\omega \downarrow \phi \downarrow$$

32. (b)

The time constant for RC circuit is

$$\tau = R_{eq} \, C_{eq}$$
 here,
$$R_{ea} = 2 \, \Omega$$

$$C_{eq} = \frac{(4 \text{ F} + 4 \text{ F})(8 \text{ F})}{(4 \text{ F} + 4 \text{ F}) + 8 \text{ F}} = \frac{8 \text{ F} \times 8 \text{ F}}{16 \text{ F}} = 4 \text{ F}$$

$$\therefore \qquad \qquad \tau = 2 \times 4 = 8 \sec 2$$

33. (c)

$$H(s) = \frac{V_0(s)}{I(s)} = \frac{(s+1)}{(5s+8)(3s+2)}$$

$$i(t) = 4u(t) \Rightarrow I(s) = 4/s$$

$$V_0(s) = \frac{(s+1)}{(5s+8)(3s+2)} \times 4/s$$

$$\lim_{s \to 0} s V_0(s) = \lim_{s \to 0} \frac{(s+1)}{(5s+8)(3s+2)} \times 4$$
$$= \frac{1}{8 \times 2} \times 4 = \frac{4}{16} = \frac{1}{4} = 0.25$$

34. (b)

From *h*-parameter model,

$$V_1 = h_{11}I_1 + h_{12}V_2$$
 ...(i)

$$I_2 = h_{21}I_1 + h_{22}V_2$$
 ...(ii)

From transmission parameter model,

$$V_1 = AV_2 - BI_2 \qquad \dots (iii)$$

 $I_1 = CV_2 - DI_2 \qquad ...(iv)$

where,

$$B = \frac{-V_1}{I_2} \bigg|_{V_2 = 0}$$

 \therefore From equation (i) and (ii), keeping $V_2 = 0$, we get,

$$B = \frac{-h_{11}}{h_{21}}$$

35. (d)

Power efficiency of the source can be more than 50%. But power efficiency will be 50% when maximum power is being delivered to R_L .

36. (d)

Power factor in any circuit is given by $\cos \phi$ where ϕ is the angle between voltage and current in the circuit.

: The voltage across and current through the capacitor are in phase quadrature.

∴

 $\phi = 90^{\circ}$

and

 $\cos 90^{\circ} = 0$ (Power factor)

38. (c)

Any combination and interconnection of network elements like resistor, capacitor, inductor or electrical energy sources are known as networks, however a closed energized network is known as a circuit. A network need not contain energy source but a circuit must contain energy source.

Section B : Digital Circuits

39. (c)

$$f(x_1 \ x_2 \ x_3) = \Pi M(0, 1, 5)$$

$$x_1 \ x_1 \ 0 \ 0 \ 1 \ 1$$

$$0 \ 0 \ 0 \ 1 \ 1$$

$$1 \ 1 \ 0 \ 1 \ 1$$

$$f(x_1 \ x_2 \ x_3) = x_2 + x_1 \overline{x}_3$$

40. (d)

$$f = \overline{x}_{1}\overline{x}_{2}I_{0} + \overline{x}_{1}x_{2}I_{1} + x_{1}\overline{x}_{2}I_{2} + x_{1}x_{2}I_{3}$$

$$= \overline{x}_{1}\overline{x}_{2}x_{3} + \overline{x}_{1}x_{2}\overline{x}_{3} + x_{1}\overline{x}_{2}\overline{x}_{3} + x_{1}x_{2}x_{3}$$

$$= (x_{1} \odot x_{2})x_{3} + (x_{1} \oplus x_{2})\overline{x}_{3}$$

$$= x_{1} \oplus x_{2} \oplus x_{3}$$

For
$$S = 1$$
, $f = (A + B) \Rightarrow$ OR gate
for $S = 0$, $f = \overline{B} \Rightarrow$ NOT gate

42. (b)

For minimum value of 'y' the value of 'x' should be minimum

 \therefore minimum value of x = 4

$$\therefore (23)_4 + (21)_4 = (110)_4 = (4^2 + 4 + 0)_{10} = (20)_{10}$$

43. (b)


$$f = (x\overline{y} + \overline{x}\overline{y}) \oplus x = \overline{y} \oplus x$$
$$= \overline{x}\overline{y} + xy = x \odot y$$

44. (a)

$$Q^+ = Q \oplus X = Q\overline{X} + \overline{Q}X$$


Hence, it represents a T-flip-flop.

45. (b)



So, minimum 9 two-input NOR gates are required to design a full-adder circuit.

46. (d)



Therefore, the simplified expressions can be given as:

$$f(A,B,C,D) = \overline{A}\overline{B} + CD$$
$$= \overline{A}D + CD = \overline{A}\overline{B}D + CD$$

47. (c)

$$\begin{split} F(ABCD) &= \overline{A} + \overline{B} + \overline{A}\overline{C}\overline{D} + \overline{A}\overline{B}C + \overline{A}C\overline{D} + \overline{B}C\overline{D} \\ &= \overline{A}(1 + \overline{C}\overline{D} + \overline{B}C + C\overline{D}) + \overline{B}(1 + C\overline{D}) = \overline{A} + \overline{B} = \overline{AB} \end{split}$$

thus, only one two-input NAND gate is required.


49. (b)

$$D = \overline{B}Q_n + A$$

which is equal to the excitation equation of a SR-flip flop

$$D = \overline{R}Q_n + S$$

50. (c)



$$f(A, B, C, D) = \overline{C}D + AD + \overline{B}D + A\overline{B}\overline{C}$$

51. (d)

$$f(w, x, y, z) = \Sigma m(4, 5, 7, 8, 10, 12, 15)$$

wx	$\overline{y}\overline{z}$	$\overline{y}z$	yz	$y\overline{z}$	
00	0	0	0	0	$I_0 = 0$
01	1	1	1	0	$I_1 = \overline{y} + z$
11	1	0	1	0	$I_3 = y \circ z$
10	1	0	0	1	$I_2 = \overline{z}$

 $I_1(B) = \overline{y} + z$

$$I_3(A) = y \odot z$$

52. (b)

:.

Q_A	Q_B	T_A	T_B	Q_A^+	Q_B^+
		$(Q_A + Q_B)$	$(\overline{Q}_A + Q_B)$		
0	0	0	1	0	1 🔫
0	1	1	1	1	0
1	0	1	0	0	0
0	0	0	1	0	

Thus, MOD = 3

$$f_i = 2 \text{ kHz}$$

$$f_0 = 256 \text{ kHz}$$

$$\therefore \qquad \text{MOD} = \frac{256}{2} = 128$$

$$\therefore \qquad n = \lceil \log_2(\text{MOD}) \rceil = 7$$

$$f_{\text{out}} = I_0 + I_1 + I_3 + I_6 + I_7$$

$$f_{\text{out}} = \overline{C} \overline{B} \overline{A} + \overline{C} \overline{B} A + \overline{C} B A + CB \overline{A} + CB A$$

$$= \overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + AB \overline{C} + \overline{A} BC + ABC$$

$$f_{\text{out}}(A, B, C) = \Sigma m(0, 4, 6, 3, 7) = \Sigma m(0, 3, 4, 6, 7)$$

$$Z = 1$$
 thus $A > B$
 $X = 1$ thus $A = B$

but if X = 0 and Z = 0, then Y = 1, and hence A < B.

Total states =
$$14$$

 50×10^3

$$f_{\text{out}} = \frac{50 \times 10^3}{14} = 3.57 \text{ kHz}$$

$$2r + 3 + 4r + 4 + r + 4 + 3r + 2 = 2r^{2} + 2r + 3$$

$$10r + 13 = 2r^{2} + 2r + 3$$

$$2r^{2} - 8r - 10 = 0$$

$$r^{2} - 4r - 5 = 0$$

$$r = 5, -1$$

: Radix cannot be negative

$$\therefore$$
 $r = 5$

59. (b)

3-bit gray code is

000

001

011

010

110

111 ⇒ Two clock cycles are required


100

The circuit will combine two 4-bit *ADC* and will result in an 8-bit *ADC* circuit. It is used to reduced number of comparator in the circuit.

61. (c)

AB CI	00	01	11	10
00	1		1	
01		1		1
11	1		1	
10		1		1

62. (b)



 $Y = ABC + B\overline{C}$ [: The nodes acts as wired OR logic] = $B(AC + \overline{C}) = B(A + \overline{C})$

63. (a)

$$F(A, B, C ...) = A + \overline{A}B(1 + C + \overline{C}D + \overline{C}\overline{D}E +)$$

= $A + \overline{A}B$
= $A + B \implies$ two NOR gates are required.

65. (b)

Min decimal base \Rightarrow x = 7

$$(216)_7 = 2 \times 7^2 + 7 + 6$$

$$= 2 \times 49 + 7 + 6 = 98 + 7 + 6 = (111)_{10}$$

66. (c)

The decimal equivalent of number 44 can be represented as

$$(44)_{10} = (00101100)_2$$

Now, 2's complement representation of $(-44)_{10} = (11010100)_2$

67. (a)

BC	00	01	11	10
0	0	0	1	1
1	0	0	1	1
		F_1		

BC A	00	01	11	10
0	0	1	0	1
1	0	1	0	1
		I	2	

$$F_1 \times F_2 = \begin{bmatrix} BC & 00 & 01 & 11 & 10 \\ 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 1 \end{bmatrix}$$

$$\therefore \qquad \qquad F_1 F_2 = B \overline{C}$$

68. (c)

$$F(A, B, C) = \overline{A}C + \overline{B}$$

The following function can be represented on a K-map as

A	00	01	11	10
0	1	1	1	0
1	1	1	0	0


To calculate the maxterms we just have to see the position of zeros.

:
$$F(A, B, C) = \Pi M(2, 6, 7)$$

70. (d)

$$F = \left(\overline{AB} + \overline{AB} + C\right) \left(\overline{C} + A\overline{B} + \overline{AB}\right)$$
$$= \overline{AB} + \overline{AB} \cdot \overline{C} + (A\overline{B} + \overline{AB}) \cdot C$$
$$= (\overline{AB} + AB)\overline{C} + A\overline{BC} + \overline{ABC}$$
$$= \overline{AB}\overline{C} + AB\overline{C} + \overline{ABC} + \overline{ABC}$$

71. (b)



J_1	K_1	J_0	K_0	$Q_1(t + 1)$	$Q_0(t + 1)$	
Q_0	\overline{Q}_0	\overline{Q}_1	\overline{Q}_1	0	0)
0	1	1	1	0	1	3 stable
1	0	1	1	1	0	state
0	1	0	0	0	0 —	Repeat

Hence, the circuit is a mod-3 counter.



ROM is an example of a combinational circuit.

73. (d)

The time required for addition in a parallel adder does not depends upon the number of input bits.

74. (c)

In TDM, MUX can be used at transmitting end and DeMUX can be used at receiving end.

