



MADE EASY

India's Best Institute for IES, GATE & PSUs

ESE 2019 : Mains Test Series

UPSC ENGINEERING SERVICES EXAMINATION

Electronics & Telecommunication Engineering

Test-2: Network Theory + Microprocessors and Microcontroller

Digital Circuits-1 + Control Systems-1

Name :

Roll No : **EC 19 M BD LA 357**

Test Centres

- Delhi Bhopal Noida Jaipur Indore
Lucknow Pune Kolkata Bhubaneswar Patna
Hyderabad

Student's Signature

Instructions for Candidates

- Do furnish the appropriate details in the answer sheet (viz. Name & Roll No).
- Answer must be written in English only.
- Use only black/blue pen.
- The space limit for every part of the question is specified in this Question Cum Answer Booklet. Candidate should write the answer in the space provided.
- Any page or portion of the page left blank in the Question Cum Answer Booklet must be clearly struck off.
- Last two pages of this booklet are provided for rough work. Strike off these two pages after completion of the examination.


FOR OFFICE USE

Question No.	Marks Obtained
Section-A	
Q.1	44
Q.2	—
Q.3	—
Q.4	34
Section-B	
Q.5	38
Q.6	41
Q.7	40
Q.8	44
Total Marks Obtained	197

Try to avoid calculation
error in network theory
problems.


Signature of Evaluator
Vault

Cross Checked by
JPS



Section A : Network Theory + Microprocessors and Microcontroller

Q.1 (a) Consider the circuit shown below:



Determine the output voltage (V_0), output current (I_0) and voltage gain (V_0/V_i).

[12 marks]


* Referring the given circuit diagram and applying the KVL in the loop 1

$$-V_i + 2I_1 + 6I_1 = 0 \\ (8I_1 = V_i)$$

$$I_1 = \left(\frac{10}{8}\right)$$

$$V_i - \left(\frac{10 \times 6}{8}\right) = 7.5 \text{ Volts}$$

* Applying the current division in the
circuit 2,




⇒ hence

$$I_2 = \left(\frac{3 \times 4V_1}{9}\right)$$

$$I_2 = \frac{3 \times 4 \times 1.5}{9 \times 2} = 10 \text{ A}$$

* Applying the KVL in the outer loop,



$$\Rightarrow 4.5I_2 = 5I_0 + 10I_0$$

$$4.5I_2 = 15I_0$$

$$I_2 = 10 \text{ A}$$

$$\left(\frac{4.5 \times 10}{15}\right) = I_0 = 3 \text{ A}$$

$$\text{hence } V_o = 10 I_o$$

$$V_o = 10 \times 3$$

$$V_o = 30 \text{ volts}$$


⇒ Therefore the value of the voltage

$$\text{gain } \left(\frac{V_o}{V_i} \right) = \left(\frac{30}{10} \right) = 3$$


Ans = $V_o = 30 \text{ Volts}$

$$I_o = 3A$$

$$\left(\frac{V_o}{V_i} \right) = \text{gain} = 3.$$




- Q.1 (b) For the circuit shown in the figure below, find the current (i), using superposition theorem.



[12 marks]

* For applying the superposition theorem, consider one independent source at a time and disable the rest of independent sources whereas the dependent sources are kept as it is.

* Considering 10V source,




Applying the KVL

$$-10 + 2i_1 - 4i_1 + 3i_1 = 0$$

$$\underline{(10 = i_1)}$$

* Considering the 2A source,



Let the voltage be V_0 ,

$$\therefore i = \frac{V_0}{3} \Rightarrow V_0 = 3i$$

Applying the KCL,


$$2 = \frac{V_0}{3} + \left(\frac{V_0 - 4i}{2} \right)$$

$$2 = \frac{3i}{3} + \left(\frac{3i - 4i}{2} \right)$$

$$2 = \left(i - \frac{i}{2} \right)$$

$$\underline{\underline{(i = 4A)}}$$

* considering the 8A source,



applying the KCL at node V_0 ,

$$\left(\frac{V_0}{2} + 8 + \frac{V_0 + 4i}{3} \right) = 0$$

$$-V_0 - 4i + 3i = 0$$

$$\frac{V_0 + 4i}{3}$$

applying the KVL,


$$-4i + 3i + 2(8+i) = 0$$

current flowing in 2Ω

$$\Rightarrow -i + 2i + 16 = 0$$

$$(i_3 = -16A)$$

By KCL at node X



hence the net value of the current $i =$
 $i_1 + i_2 + i_3 = i$ } By superposition theorem


$$\therefore i = (10 + 4 - 16)$$

Ans $i = -(2A)$

hence the current flows in upward direction.

Q.1 (c)

Obtain Z-parameter matrix for the circuit shown in the figure below:



[12 marks]

* Referring the given circuit shown,

→ applying the KCL at node 1

$$I_1 = \frac{V_1}{1} + \frac{V_1 - V_2}{1} \quad \text{--- (1)}$$

→ applying the KCL at node 2.

$$\frac{V_1 - V_2}{1} = 2V_1 + \frac{V_x - V_2}{2} \quad \text{--- (2)}$$

→ applying the KCL at node 3.

$$\frac{V_2 - V_x}{2} + I_2 = \frac{V_x}{2} \quad \text{--- (3)}$$

* Simplifying the above equations,

$$\rightarrow I_1 = 2V_1 - V_2 \quad \text{--- (4)}$$

$$\rightarrow 2V_1 - 2V_2 = 4V_1 + V_2 - V_2$$

$$V_2 - 2V_1 \Rightarrow 3V_2 \quad \text{--- (5)}$$

$$\rightarrow V_2 - V_x + 2I_2 = V_x$$

$$(V_x + 2I_2 = 2V_2) \quad \text{--- (6)}$$

Substituting ⑤ in ④

$$I_1 = 2V_1 - \left(\frac{V_2 - 2V_1}{3} \right)$$

~~$I_1 = 2V_1 + \frac{2V_1}{3} \Rightarrow \frac{V_2}{3}$~~

~~$I_1 \Rightarrow \frac{8V_1}{3} - \frac{V_2}{3}$~~

~~$(3I_1 = 8V_1 - V_2)$~~

Substituting ⑤ in ⑥

$$2V_2 - 2I_2 = \left(\frac{V_2 - 2V_1}{3} \right)$$

~~$6V_2 - 6I_2 \Rightarrow V_2 - 2V_1$~~

~~$(5V_2 - 4I_2) \Rightarrow V_2$~~

~~$5V_2 - 2V_1 = 6I_2$~~

$$I_2 = \left(\frac{5V_2}{6} + \frac{2V_1}{6} \right)$$

$$\Rightarrow 3I_1 = 8V_1 - \left[\frac{6I_2 - 2V_1}{5} \right]$$

~~$15I_1 = 40V_1 - 6I_2 + 2V_1 = 42V_1 - 6I_2$~~

①

$$V_1 \Rightarrow \left(\frac{15I_1 + 6I_2}{42} \right)$$

~~$V_1 = 0.357I_1 + 0.142I_2$~~

$$V_2 = -0.142I_1 + 1.142I_2$$

②

$$5V_2 + 2 \left[\frac{3I_1 + V_2}{8} \right] = 6I_2$$

$$40V_2 + 6I_1 + 2V_2 = 48I_2$$

$$Z = \begin{bmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{bmatrix}$$

~~$\begin{bmatrix} 0.357 & 0.142 \\ -0.142 & 1.142 \end{bmatrix}$~~

$$V_2 = \frac{-6I_1 + 48I_2}{42}$$

- Q.1 (d) Consider the following subroutine program of an 8085 microprocessor, which is operating with a clock frequency of 2 MHz:

MVI B, DATA_8 bit

LOOP: DCR B

JNZ LOOP

RET

Let "N" is the decimal equivalent of the DATA_8 bit stored in B register. By analyzing the above program, derive an expression for the overall time delay produced by the subroutine. Using the result obtained, determine the value of "N" required to produce the overall time delay of 70 μ s.

[12 marks]

* The given loop runs for N times if N is the decimal equivalent of the 8-bit number stored in the register B. Out of those $8N$ executions, $(N-1)$ times the loop runs for true condn of the loop & once it's false i.e. the last case


* No. of T states reqd for execution of DCR B = 4 states

* JNZ loop is a condn jump instruction which takes • 10 T states, if true
• 7 T states, if false


* RET, it takes a total of 107 states for the execution.

* When the loop is true,
only (DCR B
JNZ loop) executes,

$$\therefore \text{Total execution time} \\ = (N-1) [4 + 10] T \text{ states}$$



When the condⁿ becomes false, the loop will execute for, 1 time



\Rightarrow Total T_{slates}

$$\frac{1}{2} [(N-1)[14] + 21] T_{\text{slates}}$$

Given $f = 2 \text{ MHz}$,

$$\therefore T = \left(\frac{1}{2} \times 1 \mu\text{s} \right) = (0.5 \mu\text{s})$$

\rightarrow In order to produce overall delay of $(\cancel{100}) 70 \mu\text{s}$

wrong attempt

$$\frac{1}{2} [(N-1)14 + 21] = 70$$

$$(N-1)14 + 21 = 140$$

$$(N-1)14 = 119$$

$$(N-1) = 8.5$$

$$(N = 9.5)$$

Ans = decimal eq = 10


Ans

Q.1 (e) Differentiate between embedded and general purpose computing systems.

[12 marks]

- * Embedded systems are the computer which can perform only the specific operations while the general purpose which can perform a wide of operations
- * Memory has to applied externally in them whereas in general purpose inside
- * faster than general purpose computers.
- * Can be used for variety but not so with embedded.

- Q.2 (a) In the circuit shown in the figure below, the switch S is closed for a long time and opened at $t = 0$. Find the time domain expression of the current $i_L(t)$ for $t > 0$.



[20 marks]

Q.2 (b) The reduced incidence matrix of a linear graph is given below:

$$A = \begin{bmatrix} 1 & 2 & 3 & 4 & 5 & 6 & 7 \end{bmatrix} \leftarrow \text{Branches}$$
$$A = \begin{bmatrix} 0 & 0 & 1 & 1 & 1 & 0 & -1 \\ 0 & 1 & 0 & 0 & -1 & 1 & 1 \\ -1 & 0 & -1 & 0 & 0 & -1 & 0 \end{bmatrix}$$

The branches [2, 3, 4] constitute a tree.

- (i) Without drawing the graph, determine the f -cutset matrix Q_C .
- (ii) Determine the number of trees possible for the graph.
- (iii) Draw the graph and verify the result for Q_C .

[20 marks]

Q.2 (c)


- (i) Complete the following table by indicating the logic level (1 or 0) on each control or status pin of 8085 microprocessor for various machine cycles shown.

Machine Cycle	\overline{RD}	\overline{WR}	IO/\overline{M}	S_1	S_0
Memory read					
Memory write					
I/O read					
I/O write					
Opcode fetch					
Halt					

- (ii) Draw the timing diagram of data flow when the 8085 instruction MOV C, A (machine code 4FH), stored in the memory location 2005H, is being fetched.

[8 + 12 marks]

Q.3 (a) Consider the circuit shown in the figure below:



- (i) Derive an expression for the resonant frequency of the above circuit.
(ii) If $V_m = 10$ V, $R = 1$ k Ω , $C_1 = 2$ nF, $C_2 = 8$ nF and $L = 5$ mH, then determine the effective value of the voltage V_0 at resonant frequency by using the result obtained in part (i).
[25 marks]


- Q.3 (b)** Assuming the microprocessor is completing an RST7.5 interrupt request, check to see if RST6.5 is pending. If it is pending, enable RST6.5 without affecting any other interrupt; otherwise, return to the main program.

[15 marks]


- Q.3 (c)** Write an 8085 assembly language program to arrange a data array in ascending order. The array is stored from the memory location 2501H and the length of the array is stored at 2500H. The resultant array should be stored from the memory location 2601H. Assume that the numbers in the data array are represented in unsigned 8-bit format.

[20 marks]

- Q.4 (a) (i) In the circuit shown below, the initial voltage across the capacitor is $v_c(0^-) = 1 \text{ V}$. Find the expression of the voltage $v_c(t)$ for $t > 0$.



- (ii) Determine the maximum power that can be delivered to the variable resistor R in the circuit shown below.




[13 + 12 marks]

Soln: (i) $v_c(0^-) = 1 \text{ V}$ given,

Drawing the s -equivalent netw of the given cut diagram, we know that for capacitor

$$I = \left(\frac{CdV}{dt} \right)$$

$$I(s) = C [sV(s) - V(0^-)]$$



Let znd voltage be V_o at node X
and applying KCL at node X

$$\begin{aligned}
 I_b &= \left(\frac{\frac{2}{s} - V_o}{\frac{s}{2}} \right) \\
 * \frac{\frac{2}{s} - V_o}{\frac{s}{2}} &\neq 4 \left[\frac{\frac{2}{s} - V_o}{\frac{s}{2}} \right] = \frac{V_o - \frac{1}{s}}{\left(1 + \frac{1}{s} \right)} \\
 3 \left[\frac{\frac{2}{s} - V_o}{\frac{s}{2}} \right] &= \frac{V_o - \frac{1}{s}}{\left(1 + \frac{1}{s} \right)} \\
 \left(\frac{6}{s} - \cancel{3}V_o \right) \left(1 + \frac{1}{s} \right) &= \left(V_o - \frac{1}{s} \right) \\
 \frac{6}{s} + \cancel{\frac{6}{s^2}} - 3V_o - \cancel{\frac{3V_o}{s}} &= V_o - \frac{1}{s} \\
 \left(\frac{7}{s} + \frac{6}{s^2} \right) &\Rightarrow \cancel{3V_o} \Rightarrow \left(4V_o + \frac{3V_o}{s} \right) \\
 \left(\frac{7s+6}{s^2} \right) &= \cancel{\frac{4(s+3)}{s} V_o} \quad I_b = \frac{5}{(s+1)s} \\
 V_o &= \frac{(7s+6)}{s(4s+3)} \quad s = \frac{ss+1s}{s(s+1s)}
 \end{aligned}$$

Applying the KVL in outer loop,

$$\frac{2}{s} = 2I_b + I_b + \frac{I_b}{s} + \frac{1}{s}$$

$$\frac{1}{s} = 3I_b + \frac{I_b}{s}$$

$$\frac{1}{s} = I_b \left[\frac{3s+1}{s} \right]$$

$$I_b = \left(\frac{1}{3s+1} \right)$$

current calculation done here


$$V_{C(s)} = \left[5I_b \times \frac{1}{s} \right] = \left[\frac{5}{(3s+1)s} \right] = \frac{5/3}{(s+1/s)(s)}$$

$$V_{C(s)} = \frac{A}{s} + \frac{B}{(s+1/s)} \Rightarrow A = (5) \\ \cdot B = (-5)$$

$$V_{(s)} = \frac{5}{s} - \frac{5}{s+1}$$
 ~~$V(t) = L^{-1}[V_{(s)}] = V(t) = 5[1 - e^{-\frac{t}{L}}]$~~


$$V(t) = 5[1 - e^{-\frac{t}{L}}] \text{ volt}$$

(ii)





- * Maximum power transfer theorem states that the maximum power will be delivered by the source to the load, if the value of the load impedance ~~resistance~~ = source resistance (for DC circuits)

- * Therefore applying the Thvenin's theorem across the terminals (AA'), the simplified ckt will be



- 1) Calculation of R_{th} for the calculation of R_{th} , deactivate all the independent source and calculate the resistance across the terminals AA' by removing the load R.



$$\rightarrow 10//20 = \frac{10 \times 20}{30} = 20/\cancel{3} \Omega = (40/6) \Omega$$


$$\rightarrow 5//25 = \frac{5 \times 25}{30} \cancel{6} \Rightarrow (\frac{12.5}{3}) \Omega = \frac{25}{6} \Omega$$

$$R_{th} = \left(\frac{20}{3} + \frac{25}{6} \right) = \left(\frac{40+25}{6} \right) = \frac{65}{6} \Omega = \underline{\underline{10.833 \Omega}}$$

* Hence the value of R for max^m power transfer
 $= 10.833 \Omega$

→ Calculation of V_{th}

for the calculation of V_{th} , calculate the open circuit voltage across the terminals AA'.



$$V_{th} = \frac{(V_1 - V_2)}{20}$$

$$V_1 = \frac{60 \times 20}{30} \Rightarrow 40V$$

$$V_2 = \frac{60^2}{30} = 10V$$

$$V_{th} = \underline{\underline{30V}}$$


* Max^m power that can be delivered =

$$P_{max} = \left(\frac{V_{th}^2}{4 R_L} \right)$$


$$\Rightarrow \left[\frac{30^2 \times 6}{4 \times 65} \right]$$

$$P_{max} = 20.7692 \text{ Watts}$$

Max^m power delivered




- Q.4 (b) For the network shown in the figure below, find the voltage gain V_0/V_i .



[15 marks]

* This ckt can be redrawn as,




$$\left(\frac{1}{3}x_1\right)^3$$

$$\frac{1}{s}$$

$$2 \quad ①$$

* Converting the given star to delta,



$$Z_1 = \left(\frac{x_1 x_3 + x_1 x_2 + x_2 x_3}{x_2} \right)$$

$$Z_1 = \left[\frac{\frac{2}{s} x_1 + \frac{1}{s} x_2 + \frac{1}{s} x_3}{ds} \right]$$

$$\frac{\frac{2}{s^2} + 2 + 4}{ds}$$


$$\Rightarrow \frac{2 + 6s^2}{ds^3}$$

$$Z_2 = \left[\frac{\frac{2}{s^2} + (2 + 4)}{ds} \right] \Rightarrow \left(\frac{2 + 6s^2}{ds^3} \right) = \left(\frac{+3s^2}{s^3} \right)$$

$$Z_2 = \left[\frac{\frac{2}{s^2} + 6}{1/s} \right]$$

$$= \frac{2 + 6s^2}{s^2 \times 1/s} \Rightarrow \left(\frac{2 + 6s^2}{s} \right)$$

and drawing the simplified diagram,



Incomplete
solution

- Q.4 (c) (i) Explain different addressing modes of 8086 microprocessor for sequential control flow instructions, with an example for each addressing mode.
(ii) Write a short note on the flag register of 8086 microprocessor.

[12 + 8 marks]

* The different addressing modes of the 8086 microprocessor are as follows:-

I) Direct Addressing Mode

In the case of direct addressing mode, the address of the instruction from where the data is to be fetched is itself present in the instruction.

LDA , (BX)Y

II) Register Addressing Mode

In the case of register addressing mode, both the source and the destination are register & the data itself is present in the instruction register

Eg . MOV A, B.

III) Implicit Addressing Mode,

In this, the data itself is implicitly mentioned in the instruction. No need to specify it

Eg. ~~MOV~~, INT, RET.

IV) Immediate Addressing Mode


In the case of immediate addressing mode, the data itself is present in the instruction.

* Register Indirect Addressing mode.

* In this case, the effective address location is
 $\Rightarrow (\text{Source Reg}) \times 10 + (\text{Base Register})$ content
 offset

I) Index Addressing Mode

In this case index register contains the offset value of the address and the data at the net address location the data is present from where it's fetched




II) (Base + Index Addressing Mode)

* In this case base + index register contains the effective offset of the required address location.

III) Source Addressing

In this case, source register contains the offset.

Register pair




II) Flag register of 8086

The flag register of 8086 is a 16 bit register & contains

X	X	X	X	0	D	I	T	S	Z	X	A	L	X	P	T	X	C
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

It contains a total of 9 flags

where I) D = Overflow flag whose value sets when overflow occurs.



II) D = direction flag. (which defines in which direction memory exceeds)

III) I = interrupt flag

IV) T = trap flag (If this is set, then the value is checked after each cycle)

V) Zero flag (Set if result is zero)

VI) Sign flag

1 = Negative

0 = +ve



VII) AC = Auxiliary Carry
(Cont of Nibble)

VIII) Parity \Rightarrow 1 = Even parity
0 = Odd parity


C₂ Cont = 1 if carry by

Explain
clearly

Section B : Digital Circuits-1 + Control Systems-1



Q.5 (a)

Find transfer function for the block diagram shown in the figure below:



[12 marks]

* In order to find out the transfer function of the given block diagram, draw its equivalent signal flow graph.



* Applying the Mason gain formula,

$$\frac{R(s)}{C(s)} = \frac{\sum_{i=1}^N P_i \Delta_i}{\Delta}$$

$N =$ No. of forward path

$P_i =$ gain of the i^{th} forward path

$$\Delta = 1 - (\text{sum of all loop gains}) + [\text{sum of product of } 2 \text{ non touching loop gain}] \dots$$

$$\Delta_i = 1 - (\text{sum of loop gains that are non touching to } i^{th} \text{ forward path}) + (\text{sum of non touching loop gains})$$

that are non touching to the ~~in forward path~~
~~loops.~~

$$P_1 = g_1 g_2 g_3.$$

$$l_1 = -u_2$$

$$P_2 = g_1 g_3.$$

$$l_2 = g_1$$

$$l_3 = -g_2 g_3 u_1$$


$$l_4 = -g_3 u_1$$

$$\Rightarrow \frac{C(s)}{R(s)} = \frac{g_1 g_2 g_3 (1-0) + g_1 g_3 (1-0)}{1 - [-u_2 + g_1 - g_2 g_3 u_1 - g_3 u_1] + 0}$$

$$\Rightarrow \frac{C(s)}{R(s)} = \frac{g_1 g_2 g_3 + g_1 g_3}{1 + u_2 - g_1 + g_2 g_3 u_1 + g_3 u_1}$$

$$\boxed{\frac{C(s)}{R(s)} \Rightarrow \frac{g_1 g_3 [1 + g_2]}{1 + u_2 - g_1 + g_3 u_1 [1 + g_2]}}$$

~~Transfer fn of the given Block diagram.~~



- Q.5 (b) The transfer function of a first order control system is $T(s) = \frac{K}{(s+a)}$. When a step input is applied, the system response reaches 50% of its steady state value in 5 sec. Find the time required by the same response to reach 90% of steady state value. [12 marks]

Soln.

$$\frac{C(s)}{R(s)} = T(s)$$

Given the transfer function

$$T(s) = \frac{K}{s+a}$$

$$C(s) = \left(\frac{K}{s+a} \right) R(s)$$

$$\Rightarrow \text{where } R(s) = \left(\frac{1}{s} \right) \text{ (Unit Step fn)}$$

$$C(s) = \left[\frac{\frac{K}{s+a} \times \frac{1}{s}}{s+a} \right]$$

$$C(s) = \left(\frac{A}{s} + \frac{B}{s+a} \right)$$

$$C(s) = \frac{K/a}{s} + \frac{-K/a}{s+a}$$

$$C(t) = \frac{K}{a} \left[\frac{1}{s} - \frac{1}{s+a} \right]$$

$$C(t) \Rightarrow \frac{K}{a} \left[1 - e^{-at} \right] \text{ (ult)}$$

* Steady state value is the value when $t \rightarrow \infty$

$$\Rightarrow C(t \rightarrow \infty) = \left(\frac{K}{a} \right)$$

* Lymin = the system reaches to 50% of steady state value in 5 sec.

$$x(t=0) = \frac{K_0}{\alpha} = \frac{K}{\alpha} [1 - e^{-at}]$$

$$\frac{1}{2} = 1 - e^{-at}$$

$$= \left(\frac{1}{2} = e^{-at} \right)$$

$$(0.693 = at)$$

$$t = 5 \text{ sec (given)} = \underline{(a = 0.13862) \text{ sec}^{-1}}$$

* Time required to reach 90% of steady state value

$$x(t) = \left(0.9 \frac{K}{a} \right)$$

$$0.9 \frac{K}{a} = \frac{K}{a} [1 - e^{-at}]$$

$$0.9 = 1 - e^{-at}$$

$$e^{-at} = 0.1$$

$$at = 2.302$$

$$t = \left(\frac{2.302}{a} \right)$$

$$t = \frac{2.302}{0.13862} = 16.61 \text{ seconds}$$

An Hence time reqd to reach 90% of the steady state value by the system

$$= t = 16.61 \text{ seconds}$$

Q.5 (c)

- (i) Implement the following multiple output combinational logic circuit using 4-line to 16-line decoder.

$$f_1 = \Sigma m(1, 2, 4, 7, 8, 11, 12, 13)$$

$$f_2 = \Sigma m(2, 3, 9, 11)$$

$$f_3 = \Sigma m(10, 12, 13, 14)$$

$$f_4 = \Sigma m(2, 4, 8)$$

- (ii) Implement $f(A, B, C) = \Sigma m(0, 1, 4, 6, 7)$ using a 4×1 MUX by connecting A and B to its select lines.

[6 + 6 marks]

(iii)

$$f(A, B, C) = \Sigma m(0, 1, 4, 6, 7)$$




Truth Table,

A	B	C	f
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

* with A & B as select lines, the reduced truth table is,


A	B	f
0	0	1
0	1	0
1	0	0
1	1	1

* The MUX representation is



(ii) Implementation of the logic using 4:16 line decoder.

* The given fns can be implemented by doing the logical OR of the respective minterms which will make the output = 1



- Q.5 (d) Design a combinational circuit that accepts a 3-bit number and generates an output binary number equal to the square of the input number using a 8×4 ROM circuit.

[12 marks]


3 bit No

D ₁	D ₂	D ₃	
0	0	0	
0	0	1	
0	1	0	
0	1	1	= 6
1	0	0	= 16
1	0	1	= 25
1	1	0	= 36
1	1	1	= 49

	M ₁	M ₂	M ₃	M ₄	M ₅	M ₆
0	0	0	0	0	0	0
0	0	0	0	0	0	1
0	0	0	0	1	0	0
0	0	0	0	1	1	0
0	0	1	0	0	0	0
0	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	1	0	0	0	1

Implementation using ROM circuit

It's asked to
design who 8×4 ROM




Q.5 (e) Design CMOS logic circuits to implement the following expressions:

$$(i) \quad Y = \overline{A + B(C + D)}$$


$$(ii) \quad Y = \overline{A} + \overline{B} + (\overline{C} + \overline{D})$$

[6 + 6 marks]

$\Rightarrow i) \quad Y = \overline{\overline{A} + B(C + D)}$




* Any ckt can be implemented as a combination of NMOS & PMOS forming CMOS ie.



$$11) Y = (\bar{A} + \bar{B} + \bar{C} + D)$$

\Rightarrow general implementation





The given Y can be written as


$$Y \Rightarrow (\bar{A}\bar{B} + \bar{C} + D)$$

$$= \overline{(\bar{A}\bar{B})(\bar{C} + D)} \Rightarrow \bar{A}\bar{B} + \bar{C} + D \\ = (\bar{A} + \bar{B} + (\bar{C} + D))$$

hence $Y = \overline{(\bar{A}\bar{B})(\bar{C} + D)}$



- Q.6 (a) (i) Consider the block diagram shown below:



Determine the value of K such that the phase margin of the system is 50° .

- (ii) A negative feedback control system has open loop transfer function,

$$G(s)H(s) = \frac{K(s+2)}{s(s-1)}$$

Find the value of system gain K so that the damping ratio of the system is $\frac{1}{\sqrt{2}}$.

[12 + 8 marks]

→ * i) The open loop transfer fn of the given block diagram is

$$g_{OL}(s) = \left[\frac{K(s+2)}{s^2} \right]$$

* The phase margin of the system is calculated at gain crossover frequency

$$\Rightarrow 180^\circ - \left[\text{phase of the system} \right] = \text{Phase Margin at } w_{gc}$$

$$\text{phase } g_{OL}(s) = -\tan^{-1}\left(\frac{w_{gc}}{\omega}\right) - (180^\circ)$$

$$\text{Phase Margin} = (180^\circ + \tan^{-1}\frac{w_{gc}}{\omega} - 180^\circ) = 50^\circ$$

$$\Rightarrow \tan^{-1}\left(\frac{w_{gc}}{\omega}\right) = 50^\circ$$

$$\frac{w_{gc}}{\omega} = 1.191$$

$$(w_{gc} = 2.383) \frac{\text{rad}}{\text{sec}}$$

* for w_{gc} , the value of
 $|G(j\omega)| = 1$

Hence for (w_{gc}) to lie on $G(j\omega)$

$$\left| \frac{K(s+2)}{s^2} \right| = 1$$

$w = w_{gc}$

$$\frac{K \sqrt{4 + (w_{gc})^2}}{(w_{gc})^2} = 1$$

$$K = \frac{(w_{gc})^2}{\sqrt{4 + (w_{gc})^2}}$$

$$= \frac{(w_{gc})^2}{3.111}$$


$$(K = 1.826)$$

$$\frac{3.111}{5.678}$$

hence the value of gain K_1 for phase

margin of the system = 60° ,

$$(K = 1.826)$$



$$(ii) G_{ub} = \frac{K(s+2)}{s(s-1)}$$

Closed loop transfer function of the system will be

$$T_b = \frac{G_b}{R_b} = \frac{G_{ub}}{1 + G_{ub}}$$

$$T_b = \frac{\frac{K(s+2)}{s(s-1)}}{1 + \frac{K(s+2)}{s(s-1)}} = \frac{K(s+2)}{s^2 - s + K(s+2)}$$

hence the characteristic eqⁿ of the given transfer fn is;

$$s^2 - s + K(s+2) = [s^2 + (k-1)s + 2k = 0]$$

* Comparing it with the general eqⁿ of the characteristic eqⁿ,

$$(s^2 + 2\zeta\omega_n s + \omega_n^2 = 0)$$

$$\omega_n^2 = 2k$$

$$\omega_n = (\sqrt{2k})$$

$$2\zeta\omega_n = (k-1)$$

$$\text{given } \zeta = (1/\sqrt{2})$$

$$\frac{2 \times \sqrt{2k}}{\sqrt{2}} = (k-1)$$

$$2\sqrt{k} \Rightarrow (k-1)$$

$$\Rightarrow 4k = k^2 + 1 - 2k$$

$$\Rightarrow (k^2 - 6k + 1 = 0)$$

$$\text{hence } \begin{cases} k = 5.828, \\ k = 0.1715 \end{cases}$$

$$\text{for } k = \underline{0.1715}$$

$(2\zeta\omega_n < 1)$ hence

not acceptable,

$$\therefore \underline{k = 5.828}$$

Ans = gain $\underline{k = 5.828}$

Q.6 (b)

In a power plant, three digital signals: drum level (D), water flow (W) and steam temperature (S) are used to control a particular system by a feedback signal (F) that comes from the field to the control room.

- (i) Find the minimised logic expression that generates a high feedback signal (F) whenever any one of the conditions is satisfied.

- C_1 : All the levels are at zero. ✓
 C_2 : Level D and S set to zero. ✓
 C_3 : Level W and S set to zero. ✓
 C_4 : Level D set to zero. ✓
 C_5 : All the levels are high.

- (ii) Draw the logic circuit using the expression obtained in part (i) that generates a high feedback (F), using only two-input NAND gates.

[15 + 5 marks]

D	W	S	F	
0	0	0	1	$D = OFF$
0	0	1	1	
0	1	0	1	
0	1	1	1	
1	0	0	1	
1	0	1	0	$I = ON$
1	1	0	0	
1	1	1	1	

$$F = \Sigma m(0, 1, 2, 3, 4, 7)$$

	\bar{ws}	\bar{ws}	ws	ws
0	1	0	1	1
1	0	1	0	0
	0	1	3	2
	4	5	7	6


$$F = [\bar{D} + \bar{ws} + ws]$$

Minimised logic


expression

11) (*) logic implementation


$$F = \overline{D} + \overline{W}\overline{S} + WS$$



Using NAND gates



⇒



Q.6 (c)

Using Nyquist criterion investigate the closed-loop stability of the system whose open-loop transfer function is,


$$G(s) H(s) = \frac{K(s+1)}{(s+0.5)(s-2)}$$

For (i) $K = 1.25$ and (ii) $K = 2.5$

(iii) Also determine the limiting value of K for stability.

[20 marks]

* Drawing the Nyquist Contour,




* Since the given system contains 1 pole (open loop) in the right side of the s-plane,
 \therefore By Nyquist stability criteria the no. of encirclements of -1 (H(j0))

should be (-1) in anticlockwise direction for the system to be stable.

* Along C_1 ,

$$s = j\omega \quad \text{where } \omega = (0 \text{ to } \infty).$$




$$\begin{aligned} & s^2 - 2s + 0.55 - 2 \\ & + 1.25s + \\ & s^2 - 2s + 0.55 - 2 \\ & K_b + K \\ & s^2 + (K+1)s + (K-1) \\ & s^2 + 1.5s + \frac{1}{(K-1)} \\ & s^2 + 1.5s + \frac{1}{(K-1)} \\ & \Rightarrow 1 \\ & \phi = \tan^{-1}(\omega) \\ & - \tan^{-1}(2\omega) \\ & - 180^\circ + \tan^{-1}(w/2) \end{aligned}$$


$$\frac{k(-1)}{0.5+2}$$

2

$$\phi =$$

$$+180^\circ - 180^\circ -$$






*

Along w

$$s = \bar{q}jw$$



where $\frac{0 < w < \infty}{0 < w < \infty}$.



$$\begin{aligned}\phi &= \tan^{-1}(w) - \tan^{-1}\left(\frac{w}{0.5}\right) - \left[\tan^{-1}\left(\frac{w}{-2}\right)\right] \\ (w = -w) &= -\tan^{-1}(w) + \tan^{-1}\left(\frac{w}{0.5}\right) - \left[180^\circ + \tan^{-1}\left(\frac{w}{2}\right)\right] \\ &\Rightarrow -\tan^{-1}(w) + \tan^{-1}(-2w) - \tan^{-1}(w/2) - 180^\circ\end{aligned}$$

at $(w=0)$ $\phi = \underline{-180^\circ}$

$$w = (\infty) \Rightarrow \phi = -90^\circ + 90^\circ - 90^\circ - 180^\circ = -270^\circ \text{ or } +90^\circ$$




Along C₃ $\Rightarrow (re^{j\theta}) \quad \left(\frac{\pi}{2} < \theta < -\pi/2\right)$
 $\text{at } s \rightarrow \infty$

$$\Rightarrow \frac{k(re^{j\theta} + 1)}{(re^{j\theta} + 1/2)(re^{j\theta} - 2)}$$

at $s \rightarrow \infty$ $\underline{G(s) = 0}$.

* therefore complete Nyquist plot is



1) for $K = (1/2)$

1) since there is only 1 encirclement of the origin, the system is stable,

at $K = (1/2)$,

$$\text{cutoff pt} = \frac{-2 \times 1/2}{3} = \underline{(-0.833)}$$

hence no encirclements = unstable

2) $K = (2.5)$

$$\text{cutoff pt} = \frac{-2 \times 2.5}{3} = -1.66$$

hence 1 encirclement = stable

3) limiting value

$$-\frac{2K}{3} \leq -1$$

$$\boxed{K \leq \frac{3}{2}}$$

- Q.7 (a) A unity feedback control system has an open loop transfer function,

$$G(s) = \frac{K \left(s + \frac{4}{3} \right)}{s^2(s+12)}$$

Sketch the complete root locus. Also, find the value of K for which all roots are equal, what is the value of these roots?

[20 marks]

Yashin*

1) No. of poles = 3 at $(s=0, 0, -12)$


No. of zeros = 1 at $(s=-\frac{4}{3})$

→ No. of branches of root locus = $(p=3)$.

→ No. of asymptotes of root locus = $(p-z) = 2$

$$\begin{aligned} \text{→ centroid} &= \frac{\sum (\text{real } p) - \sum \text{real } (z)}{(p-z)} = \frac{(-12 + \frac{4}{3})}{2} \\ &= \left(\frac{-32}{6} \right). \end{aligned}$$

→ Angle of asymptotes = $\frac{(2k+1)180^\circ}{2} = 90^\circ, 270^\circ$.



* Root locus exists only for those portions on the real axis where the no. of poles and zeros are odd to the right of the point.

→ The point where root locus cuts the jw axis,
can be calculated by Routh criterion

$$q_6) = \left(s^3 + 12s^2 + 12s + \frac{4K}{3} \right)$$

$$\begin{array}{c|cc} s^3 & 1 & K \\ s^2 & 12 & \frac{4K}{3} \\ s^1 & \frac{12K - 4K/3}{12} \\ s^0 & \frac{4K}{3} \end{array}$$

The point where cuts jw
axis


coeff of $s^1 = 0$

$$\Rightarrow \therefore \underline{(K=0)}$$

$$\begin{array}{c|cc} s^3 & 1 & K \\ s^2 & 12 & \frac{4K}{3} \\ s^1 & \frac{4K}{3} \\ s^0 & 4K \end{array}$$

* Centroid

$$\Rightarrow \left(\frac{-12 + \frac{4}{3}}{2} \right) = -5.33.$$



*. The value of k for which all the roots are equal

Hence $(s^3 + 12s^2 + ks + \frac{4k}{3})$

This should be a perfect cube.

$$(s+a)^3 = s^3 + a^3 + 3sa(s+a)$$

$$= s^3 + a^3 + 3a^2s + 3a^2s$$

Comparing with $(s^3 + 12s^2 + ks + \frac{4k}{3})$

$\Rightarrow 3a^2s = ks$

$$3as^2 = 12s^2$$

$$\underline{\underline{a = 4}}$$

$$\frac{4k}{3} = (a^3)$$

$$64$$

$$\frac{4 \times 64}{3}$$

$3a^2 = k$

$(3 \times 16) \Rightarrow 48$.

Hence the value of k for which all the

roots are equal = $\boxed{k = 48}$

$\text{Ans} = (k = 48)$

$(s = -4)$

- Q.7 (b) A switching circuit has two control inputs (C_1 and C_2), two data inputs (X_1 and X_2) and one output (Z). The circuit performs one of the logic functions AND, OR, XOR, XNOR depending upon the control inputs. The output is equal to $X_1 + X_2$ for $C_1C_2 = 00$; $X_1 \oplus X_2$ for $C_1C_2 = 01$; X_1X_2 for $C_1C_2 = 10$; and $X_1 \odot X_2$ for $C_1C_2 = 11$. Find all the possible minimal expressions for logic function Z .

[20 marks]

→

C_1	C_2	X_1	X_2	Z
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1

- * The overall minimal expression of the logic function z is.

$$z = \text{sum}(1, 2, 3, 5, 6, 11, 12, 15)$$

$\bar{G}G_2$	x_1x_2	$\bar{x}_1\bar{x}_2$	\bar{x}_1x_2	$x_1\bar{x}_2$
$\bar{G}G_1$	0	1	0	1
$G_1\bar{G}_2$	0	1	0	1
G_1G_2	1	0	1	0
$\bar{G}\bar{G}_2$	0	0	1	0

0 1 3 2
4 5 7 6
12 13 15 14
8 9 11 10

$$\Rightarrow z = \bar{G}(\bar{x}_1x_2) + \bar{G}_1(x_1\bar{x}_2) \\ + G_1G_2\bar{x}_1\bar{x}_2 + G_1(x_1x_2) + (\bar{G}G_2x)$$

overall minimal expression for z .

- * In terms of single expressions

$$z = z_1 + z_2 + z_3 + z_4$$

where

$$\left. \begin{aligned} z_1 &= \bar{G}\bar{G}_2(x_1 + x_2) \\ z_2 &= \bar{G}G_2(x_1 \oplus x_2) \\ z_3 &= G_1\bar{G}_2[x_1x_2] \end{aligned} \right\}$$

$$z_4 = G_1G_2[x_1 \odot x_2]$$


- Q.7 (c) Design combinational circuits for the following Boolean functions as instructed.
- Implement $F = \bar{A}\bar{B}\bar{D} + \bar{A}B\bar{D} + ABC\bar{D} + A\bar{B}CD$ using 8×1 MUX and a NOT gate.
 - Implement $F = (A_0 \oplus A_2) + (A_1 \odot A_3)$ using only 2×1 MUX circuits and basic inputs $A_0, A_1, A_2, A_3, 0$ and 1.


[10 + 10 marks]

1)

A	B	C	D	f
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0


$$F = \sum m(\overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}BC\overline{D} + A\overline{B}CD + ABC\overline{D} + A\overline{B}C\overline{D})$$





(ii)

A_0	A_2	A_1	A_3	x	y	$x+y$
				$A_0 \oplus A_2$	$A_1 \oplus A_3$	
0	0	0	0	0	1	1
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	0	1	1	1
0	1	1	0	1	0	1
0	1	1	1	1	1	1
1	0	0	0	1	0	1
1	0	0	1	1	0	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	0	1
1	1	1	1	0	1	1



- Q.8 (a) A control system with unity negative feedback has an open loop transfer function,
$$G(s) = \frac{K}{s(s+1)(0.1s+1)}$$
 and input, $r(t) = 10tu(t)$.
- (i) Determine the steady state error (e_{ss}) for $K = 2$.
 - (ii) Find the minimum value of K for which, $e_{ss} \leq 0.1$ for a unit ramp input.
 - (iii) For the value of K obtained in part (ii), obtain the closed loop transfer function of the system and thereby find the stability of system using R-H criteria.


[8 + 4 + 8 marks]

Q.8 (b)

Define the terms: Minimum-phase system, Non-minimum phase system and all-pass system.

The magnitude plot of the open loop transfer function $G(s)$ of a certain system is shown in the figure below:

- Determine $G(s)$ if it is known that the system is of Minimum phase type.
- Estimate the phase of $G(j\omega)$ at each of the corner frequencies.

**[20 marks]**

- Q.8 (c)**
- (i) What are the Hazards that occur while designing a combinational circuit? Discuss different types of Hazards.
 - (ii) Design a square wave generator of output frequency (f_s) using a single 2×1 MUX circuit which suffers from a propagation delay of 10 ns. Also draw its output waveform and calculate the value of frequency (f_s).

[10 + 10 marks]

○○○○

Space for Rough Work

Space for Rough Work

Space for Rough Work

000
 001
 010
 011
 100
 101
 110
 111

$$s^2 + (k-4) s + k-1$$

$$180^\circ - (\text{phase}) \Rightarrow 50^\circ$$

$$\underline{(130^\circ)}.$$


$$\left(s^2 - 2s + \frac{s}{2} - 1 + ks + k \right) = \tan^{-1}\left(\frac{\omega}{2}\right) - \omega + \tan^{-1}\left(\frac{\omega}{2}\right)$$

$$\tan^{-1}\left(\frac{\omega}{2}\right) - 180^\circ$$

$$(s^3 + 12s^2 + ks + 4k) \quad \text{perfect cube}$$

$$(s+a)^3 = s^3 + a^3 + 3as(a+s) \\ \Rightarrow a^3 + 4k^3$$

$$(s+0.5)(s-2) + K(s) \\ s^2 - 2s + \frac{s}{2} - 1 + K(s) + K \\ s^2 + \left(K - \frac{3}{2}\right)s + (K-1)$$



0 0 0
 0 0 1
 0 1 0
 0 1 1
 1 0 0
 1 0 1
 1 1 0
 1 1 1

$$10 \xrightarrow[s=0]{KX^2} 66(a)$$

$$s^2 - 0.25s + 0.25$$

$$s^2 \quad | \quad \begin{matrix} 1 & (K-1)s \\ 1 & (K-1) \end{matrix} \\ \hline 0 & 1 & 3 & 2 \\ 4 & 5 & 7 & 6 \\ \hline D & 4 & & \\ & & & \underline{(a=4)}$$

$$s^3 + 12s^2 + ks + 4k \approx 0$$

$$s^2 \quad | \quad \begin{matrix} 1 & K-1 \\ 1 & K-1 \end{matrix} \\ \hline (K-4) \\ \hline$$

$$q = \underline{K}$$

$$\frac{w^{2+1}}{(w^2+1)(w^2+4)}$$

$$\frac{\tan^{-1}(w) - \tan^{-1}(2w) - \left(\tan^{-1}\left(\frac{\omega}{2}\right)\right)}{\tan^{-1}(w) - \tan^{-1}(2w) - \left(180^\circ - \tan^{-1}\left(\frac{\omega}{2}\right)\right)}$$

$$2 \tan^{-1}(w) + \tan^{-1}\left(\frac{\omega}{2}\right) - \tan^{-1}(2w) + 180^\circ$$

$$2 \underline{(-180^\circ)}$$

$$KX^2 = 1 \\ K = 1$$