

WORKDOOK 2026



Computer Science & IT

Computer Organization and Architecture



© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.



 $(-1) \times (1 + 2^{-10}) \times 2^{-65}$



T3 : Solution

(d)

Sign extension is the operation, in computer arithmetic, of increasing the number of bits of a binary number while preserving the number's sign (positive/negative) and value.

Therefore, it is converting a signed integer from one size to another.



2 Machine Instructions and Addressing Modes

T1 : Solution

(16383)

Opcode	R_1	R_2	Immediate
	<i>N</i> ₁	32	

 \Rightarrow

 $2^{14} - 1 = 16383$ maximum possible value of immediate operand.

T2 : Solution

(d)



Just before CALL instruction execution, SP contains 016E

While CALL execution:

- (i) PC contents are pushed i.e., SP incremented by $2 \Rightarrow$ SP = 0170
- (*ii*) PSW contents are pushed i.e., SP incremented by $2 \Rightarrow$ SP = 0172

32 - (6 + 6 + 6) = 14 bits for immediate field

 \therefore The value of stack pointer is (0172)₁₆.



T3: Solution

(b)

Opcode	Register	Word offset						
32 hits								

Number of register are $2^x \Rightarrow x$ bits for register in opcode Size of memory cell is $2^y \Rightarrow y$ bits for word offset Hence number of bits for opcode = 32 - (x + y)Therefore number of opcodes = $2^{32-(x + y)}$ There are only 'z' two address instructions and hence remaining opcodes = $2^{32-(x + y)} - z$ These remaining are used for one address register reference instructions. Number of one address instructions = $(2^{32-(x + y)} - z)2^y$

T4 : Solution

(c)

EA = PC + Address field valueEA = 38248 + (-12) = 38236

T5 : Solution

(b)

Number of registers = 128Number of bits = $\log 128 = 7$

Opcode Register Index address

n bits 7 bits 7+20 bits

In indexing addressing mode effective memory location is stored in register. So Index Address bit = Register bit + Address bit = 7 + 20 = 27

n + 7 + 27 = n + 34 is length of the instruction.

T6 : Solution

...

(c)

The given instruction is stored in 16 bits register. The first byte (lower byte) of the instruction store at the memory location 4002 and second byte (higher byte) stored at 4003.

When we use little-endian mechanism the lower byte of the instruction is copied into lower byte of the register and higher byte of the instruction is copied into higher byte of the register.

Higher byte FC OA, H denotes that the number is in Hexa decimal form

When we use big endian mechanism the lower byte of the instruction is copied into higher byte of the register and higher byte of the instruction is copied into lower byte of register.



Publications

MADE EASY

6 Computer Science & IT • Computer Organization and Architecture
77 : Solution
(a)

$$I_1$$
 6 cycles
Label I_3 6 cycles
Label I_3 6 cycles
 I_4 4 cycles 5 times
 I_5 4 cycles
 I_6 2 cycles
 I_6 2 cycles
Time = $I_1 + I_2 + 5 (I_3 + I_4 + I_5 + I_6)$
Time = 12 cycles + 80 cycles = 92 cycles
 $Cycle time = \frac{1}{1 \text{ KHz}} \sec = 1 \text{ msec}$
Program execution time = 92 cycles × 1 msec = 92 msec.
Ta : Solution

(500)

-		34	bit —	≻
opcode	Reg	Reg	Reg	12 bit Immediate
4 bit	6	6	6	12

One instruction size = 34 bit = 5 bytes

100 instruction occupies 500 bytes.

T9: Solution

(b)

Average of time = $\{(0.2 \times 0) + (0.2 \times 0) + (0.2 \times 4) + (0.1 \times 8) + (0.17 \times 6) + (0.13 \times 6)\} = 3.4$ cycles

Clock cycle time = $\frac{1}{1}$ GHz = 1 ns

So, average of time = 3.4 cycles $\times 1$ ns = 3.4 ns

1 operand 3.4 ns

Number of operands in 1 sec

Number of operands = $\frac{1 \text{ operand}}{3.4 \text{ ns}} = 0.29411 \times 10^9 \text{ operand/sec.}$

:. Operand fetch rate = 294.11 million words/sec

T10 : Solution

(b)

2000-2007 : I₁

- 2008-2011 : I₂
- 2012-2015 : I₃
- 2016-2019 : I₄
- 2020-2027 : I₅
- 2028-2031 : I₆

<u>2032-2033</u> : I₇

Return address pushed on to the stack is 2032 because it is a HALT instruction and its only return address will be its starting address.

T11 : Solution

(a)

- Indirect addressing \rightarrow Passing array as parameter.
- Indexed addressing \rightarrow Array implementation.
- Base register addressing \rightarrow Writing relocatable code.

T12 : Solution

(a)

 $X = (A+B \times C) / (D-E \times F)$

1-Address Machine:

1.	LOADE	2.	MUL F
З.	STORE T	4.	LOAD D
5.	SUB T	6.	STORE F
7.	LOAD B	8.	MULC
9.	ADD A	10.	DIV T
11.	STORE X		

So, total 11 instruction in 1-address machine.

2-Address Machine:

1.	MOV R ₀ , E	2.	MUL <i>R</i> ₀ , F
З.	MOV R ₁ , D	4.	SUB R1, R0
5.	MOV <i>R</i> ₀ , B	6.	MUL R ₀ , C
7.	ADD <i>R</i> ₀ , A	8.	DIV <i>R</i> ₀ , <i>R</i> ₁
9.	MOV X, R ₀		

Total 9 instructions in 1-address machine.

So, 2 extra instruction is required in 1-address machine.



CPU Design



T1 : Solution

(a)

Average CPI = $\Sigma(IC \times CPI)$ cycle time Total IC = $\frac{(45000 \times 1) + (32000 \times 2) + (15000 \times 2) + (8000 \times 2)}{45000 + 32000 + 15000 + 8000}$ = 1.55 cycles Cycle time = $\frac{1}{80 \text{ MHz}} \sec = 0.0125 \,\mu \sec$ Average instruction ET = $(1.55 \times 0.0125) = 0.019375 \,\mu \sec$ 1 instruction $\Rightarrow 0.019375 \,\mu \sec$ Number of instructions in 1 sec Number of instructions = $\frac{1}{0.019375} \times 10^6 \,\text{inst./sec} = 51.61 \,\text{MIPS}$

T2 : Solution

(c)

In the given μ -program we have used the register MAR, MBR and Instruction Register (IR). IR is used only during fetching of the instruction. Hence operation is instruction fetching.

T3 : Solution

(b)

Configurations for CPU in decreasing order of operating speeds: Hardwired control > Horizontal microprogramming > Vertical micro-programming (slowest because it involves decoding).

www.madeeasypublications.org





T5 : Solution

(10)

Atmost 2 control signals are active, that means for one signals minimum log (25) bits required i.e. 5. For 2 control signals = $5 \times 2 = 10$ bits required.



Instruction Pipelining



T1 : Solution

(4)

Speed up(S) = $\frac{\text{Pipe depth}}{(1 + \# \text{stalls/instruction})}$

Number of stalls/instruction = $0.75 \times 0 + 0.25 \times 2 = 0.5$

:.
$$S = \frac{6}{1+0.5} = 4$$

T2: Solution

(c)

Clock cycle time= Maximum of stage delays.

For P1: clock cycle time = Maximum is 2

For P2: clock cycle time = Maximum is 1.5

For P3: clock cycle time = Maximum is 1

For P4: clock cycle time = Maximum is 1.1

Minimum clock cycle time gives the high clock rate.

Minimum of (2, 1.5, 1, 1.1) = 1

... P3 has peak clock cycle rate.





T3 : Solution

(1.54)

$$T_{\text{avg}} = (1 + \text{stall freq.} \times \text{stall cycle}) \times T_{\text{clock}}$$

$$TP_{\text{avg}} = (1 + 0.2 \times 2) \times 2.2 \text{ ns} = 3.08 \text{ ns}$$

$$TQ_{\text{avg}} = (1 + 0.2 \times 5) \times 1 \text{ ns} = 2 \text{ ns}$$

$$\frac{P}{Q} = \frac{TP_{\text{avg}}}{TQ_{\text{avg}}} = \frac{3.08}{2} = 1.54$$

T4 : Solution

(3.2)

Non-pipelined processor: For *n* instructions execution time = $(n \times 4)/2.5 = 1.6$ n nanoseconds. **Pipelined processor:** For n instructions execution time = n/2 = 0.5 n nanoseconds.

Speedup =
$$1.6 n / 0.5 n = 3.2$$

T5 : Solution

(c)

S ₄				I ₁	<i>I</i> ₂	I ₃	I_4	I_5	I ₆				
S ₃			I_1	I_2	I_3	<i>I</i> ₄	I_5	I_6	I_7				
S ₂		I_1	<i>I</i> ₂	I_3	I_4	<i>I</i> ₅	I_6	I_7	I_8				
S ₁	I_1	<i>I</i> ₂	I ₃	I_4	I_5	<i>I</i> ₆	I_7	I_8	<i>I</i> ₁₂	I_{13}	<i>I</i> ₁₄	I_{15}	I ₁₆

So total 13 instruction are executed.

...

$$K = 4; n = 13, t_p = 4 \text{ ns}$$

ET = $(K + n - 1) + t_p$
= $(4 + 13 - 1) 4 \text{ ns} = 64 \text{ ns}$

T6 : Solution

(a) A :

 K = 6 B: K = 9

 n = 16 n = 16

 $t_p = 8 \text{ ns}$ $t_p = 6 \text{ ns}$
 $x = (K + n - 1) t_p = 168 \text{ ns}$ y = (9 + 16 - 1) 6 = 144 ns

 x / y = 1.16 x = 1.16



T7 : Solution

(a)

	CC ₁	CC ₂	CC ₃	CC_4	CC_5	CC_6	CC ₇	CC ₈	CC ₉	CC ₁₀
I ₁	IF	ID	OF	EX	MA	WB				
I ₂		IF	ID	OF	////	ΕX	MA	WB		
I ₃			IF	ID	////	OF	ΕX	MA	WB	
I ₄				IF	////	ID	OF	EX	MA	WB

T8 : Solution

(b) S_2 is true

 S_2 is true because there is an anti-dependence between instructions I_2 and I_4 .

 $\mathcal{S}_{\!3}$ is false because anti-dependence stalls may be avoided when register renaming is used.



5 Memory Organization

Detailed Explanation of Try Yourself Questions

T1 : Solution

(20)

TAG SET WORD 20 7 5 32 bit 32 bit 32 bit WORD offset = 5 bits [:: word length = 32 bits] SET offset = 7 bits [:: Number of blocks = $\frac{16kB}{8Words} = 512$ blocks Number of sets = $\frac{512}{4} = 128$ Number of TAG bits = 32 - (7 + 5) = 20 bits.

T2 : Solution

...

(d)

A smaller cache block implies a larger cache tag and hence higher cache hit time.

So it incurs lower cache miss penalty.

T3 : Solution

(d)

By doubling the associativity of the cache, width of the processor to main memory data bus is guaranteed to be not affected.

© Copyright



www.madeeasypublications.org



T4: Solution

(10000)

To send one word data to the bus takes 100 ns. So, one words store \rightarrow 100 ns ? Number of words store \rightarrow 1 msec

 $\therefore \quad \text{Number of words store} = \frac{1 \text{ msec}}{100 \text{ ns}} = 10000$

T5 : Solution

(1.68)

Average read time =
$$0.9 \times 1 \text{ ns} + 0.1 \times 5 \text{ ns}$$

= $0.9 + 0.5 = 1.4 \text{ ns}$

In the execution sequence number of read operations = 160

So total time required for read operation

= 160 × 1.4 ns = 224 ns

Average write time = $0.9 \times 2 \text{ ns} + 0.1 \times 10 \text{ ns}$

In the execution sequence number write operation = 40.

So, the total time required for write operation = 40×2.8 ns = 112 ns

Total time for instruction execution time for both read and write = 224 + 112 = 336 ns.

200 times, access takes _____ 336 ns.

1 time, access takes _____?

Average memory access time = $\frac{336}{200}$ = 1.68 ns

T6 : Solution

(a)

()								
	Block size	=	16	bytes :	= 24	bytes		
	Offset	=	4 b	its				
	Index	=	12	bits [•.	• nur	mber c	of lines =	2 ¹²]
	Main memory size	=	220	bytes				
\Rightarrow	Physical address	=	20	bits				
				(4)		(12)	(4)	
				TAG	11	NDEX	OFFSET	
					2	0 bits	•	-
					Inde	х	_	
			E	2	0	1	F	(Hexa)
		11	10	0010	000	0 000	1 1111	(Binary)

 \therefore E is tag and 201 is line address (index).



Publications

T7: Solution

(b)

Range of blocks is: 0 to 2^S-1

 $2^{S}-1$ goes to cache line m-1

 $2^{S}-2$ goes to cache line m-2

 2^{S} – m goes to cache line 0.

T8 : Solution

(b)

	⊲	16 bits		
	Tag	WO		
	8 bits	5 bits	3 bits	
Therefore the block offset bits for t	the given a	addresses	are:	
10011 – 19				
00100-4				
01101 12				

T9 : Solution

10011 - 19 00100 - 401101 - 13

(b)

Number of lines = $\frac{2^{18}}{2^5} \Rightarrow 2^{13}$

Number of sets = $\frac{2^{13}}{2^3} \Rightarrow 2^{10}$

	— 40 bit —	*	
Tag	SO	WO	
25	$\log_2 2^{10} = 10$	log ₂ 32 = 5	

Tag memory size = $S \times P \times Tag$ bits = $2^{10} \times 8 \times (25 + 4 + 1 + 2)$ bits = 256 K bits

T10 : Solution

(30)	
1.	Miss rate = 0.8, 10 MB
	$T_c = ms$
	$T_d = 10 \text{ ms}$
	$T_{avg} = HT_c + (1 - H) (T_d + T_c) = 9 \text{ ns}$
2.	Miss rate = 0.6 , 20 MB
	$T_c = 7 \text{ ms}$



З.	Miss rate	=	0.4, 30 MB
	$T_{\rm avg}$	=	5 ms
4.	Miss rate	=	0.35, 40 MB
	T_{avg}	=	4.5 ms
5.	Miss rate	=	0.3, 50 MB
	Tava	=	4 ms
6.	Miss rate	=	0.25, 60 MB
	Tava	=	3.5 ms
7.	Miss rate	=	0.2, 70 MB
	Tava	=	3 ms
8.	Miss rate	=	0.15, 80 MB
	T _{avg}	=	2.5 ms
So, 30 MB will the	answer.		

T11 : Solution

(24)



24

Cache index ($\log_2 512 \text{ K} = 19 \text{ bits}$) Block size not given so, cache index is considered

Or

Hypothetically, line size considered as cell size.

$$\therefore$$
 Number of lines = 512 K

So, Number of sets =
$$\frac{512K}{8} \Rightarrow \frac{2^{19}}{2^3} = 2^{16}$$

 40 bit
Tag Set offset Word offset

Block size not given. So, no word offset. 16

So, TAG size is 24 bits.



Input Output Interface



T1 : Solution

(c)

In the programmed input output, CPU checks periodically for input output request. In the interrupt driven input output, CPU need not wait until input output completes.

T2: Solution

(a)

The daisy-chinning method of establishing priority consists of a serial connection of all devices that request an interrupt. The device with the highest priority is placed in the first position, followed by lower-priority devices up to the device with the lowest priority, which is placed last in the chain. The farther the device is from the first position, the lower is its priority. Therefore daisy-chain gives non-uniform priority to various devices.

T3: Solution

(a)

In cycle stealing mode, the DMA gets control over address bus and control bus from CPU.

T4 : Solution

(d) Cycle stealing mode:

Transferring control to I/O = 300 ns Transferring control I/O to CPU= 300 ns Time to transfer one byte = 300 + 700 + 300= $1300 \text{ nsec} = 1.3 \text{ } \mu \text{sec}$ Total time to transfer 100 bytes = $100 \times 1.3 \text{ } \mu \text{sec} = 130 \text{ } \mu \text{sec}$



T5 : Solution

(b)

It is transferring 16000 bits in 1 second 1 character = 8 bits

Number of characters = $\frac{16000}{8} = 2000$

2000 characters = 1 second

1 character takes 500 micro seconds.

Processor accesses main memory in every μs

...

$$\frac{1}{500} \times 100\% = \frac{1}{5} = 0.25\%.$$

T6 : Solution

(c)

I/O transfers at 8 KB/sec

 \Rightarrow 1 byte it takes 125 μ sec

Each interrupt process takes 75 µ sec

 \Rightarrow

$$\frac{75}{125} \times 100 = 60\%$$
 of CPU time consumed.

T7 : Solution

(b)

Burst Mode:

Beginning and end of the transfer bus control takes \Rightarrow 300 + 300 = 600 ns time Time to transfer 100 bytes from I/O:

$$=\frac{100 \text{ bytes}}{50 \text{ KB/sec}} = 2 \text{ msec}$$

 \therefore Total transfer time = 2 msec + 600 ns = 2 msec (approx.)

T8 : Solution

(b)

Rotational speed = 6000 rpm

Average latency = $\frac{\left(\frac{60 \text{ sec}}{6000}\right)}{2} = 5 \text{ msec}$ Avg access time = Avg latency + Avg seek time = 5 ms + 10 ms = 15 msec Time to load 1 library is 15 msec Time to load 100 libraries = $100 \times 15 \text{ msec} = 1.5 \text{ sec}$

Publications



T9: Solution

(d)

RPM = 600

So, rotational delay =
$$\frac{60}{600}$$
 = 0.1 sec.

In 1 rotation, we can transfer the whole data in a track.

Tack capacity = Track * bytes per track = $100 \times 500 = 50,000$ bytes.

In 0.1 sec, we can transfer 50,000 bytes.

Hence time to transfer 250 bytes = 0.1 * $\frac{250}{50000}$ = 0.5 ms

Avg. rotational delay = 0.5 * rotational delay = 0.5 * 0.1s = 50 ms

Average seek time = (0 + 1 + 2 + ... + 499)/500

(as time to move between successive tracks is 1 ms and we have 500 such tracks) = $499 \times 250/500 = 249.5$ Average time to transfer = Average seek time + Average rotational delay + Data transfer time Average time for transferring 250 bytes = 249.5 + 50 + 0.5 = 300 ms.

T10 : Solution

(14020)

Seek time = 4 ms

Rotational latency = $\frac{60}{10000}$ sec = 6 ms

Average rotational latency = $\frac{R}{2}$ = 3 ms

For each sector, we require Seek time + Rotational Latency + Transfer time. In one rotation, 512 B \times 600 data is read in 6 ms One sector of 512 B can read in 6 ms/600 = 0.01 ms (transfer time for 1 sector) Total time required for 1 sector = 4 ms + 3 ms + 0.01 = 7.01 For 2000 sectors 7.01 \times 2000 = 14020 ms

T11 : Solution

(456)

So,

Data count register = 16 bits

Count value = $2^{16} = 64$ K bytes

One time control, transfer — 64 K bytes

Number of controls to transfer — 29154 K bytes

So, number of time bus control required = $\left[\frac{29154}{64}\right] = 456$

