| - C | LASS | 5 ТЄ | ST — | | | SI.: | 03 SKC | 5_FGHI_1(| 6112023 |
|---|--------|-----------|-------------|------------|------------|--------------|-----------|-----------|---------|
| India's Best Institute for IES, GATE & PSUs | | | | | | | | | |
| | | Delhi B | hopal Hyd | erabad J | aipur Pu | ıne Bhuban | eswar K | olkata | |
| | | | | | | deeasy.in | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | • • • • • | | TIA | |
| (| | MP | UIE | :RC | RG | JAN | | | N |
| | | СС | MPL | JTER | SCI | ENCE | E & T | Т | |
| | | | Date | e of Te | st : 16/ | /11/2023 | 3 | | |
| | | | | | | | | | |
| | | | | | | | | | |
| ΛΝΙ | SWER K | EV 🔪 | | | | | | | |
| | | | | | | | | | |
| 1. | (c) | 7. | (a) | 13. | (b) | 19. | (b) | 25. | (a) |
| 2. | (a) | 8. | (b) | 14. | (b) | 20. | (b) | 26. | (d) |
| 3. | (c) | 9. | (c) | 15. | (a) | 21. | (b) | 27. | (c) |
| 4. | (b) | 10. | (b) | 16. | (b) | 22. | (a) | 28. | (c) |
| 5. | (b) | 11. | (a) | 17. | (d) | 23. | (d) | 29. | (a) |
| 6. | (c) | 12. | (b) | 18. | (d) | 24. | (a) | 30. | (a) |
| | | | | | | | | | |

DETAILED EXPLANATIONS

1. (c)

Address format

| | 16 bits | | | | |
|--------|---------|---------|--|--|--|
| Opcode | Address | Address | | | |
| 6 | 5 | 5 | | | |

Number of operations = $2^6 = 64$ Number of free opcodes after 2-address = 64 - 2 = 62Number of 1 add instruction = $62 \times 32 = 1984$ Free opcodes = 1984 - 1024 = 960Number of 0 add instruction = $960 \times 32 = 30720$

2. (a)


Since, it uses horizontal micro-programmed that requires 1 bit control / signal. For 125 control signal, we need 125 bits. Total number of micro-operation instruction = $215 \times 6 = 1290$ It requires 11 bit.

3. (c)

| Multiplier | Pair with $(q - 1)$ | Recorder |
|------------|---------------------|----------|
| 0 | 0 | 0 |
| 1 | 0 | —1 |
| 1 | 1 | 0 |
| 0 | 1 | +1 |
| 1 | 0 | -1 |
| 0 | 1 | +1 |
| 0 | 0 | 0 |
| 1 | 0 | —1 |
| 0 | 1 | +1 |
| 1 | 0 | -1 |
| 1 | 1 | 0 |
| 0 | 1 | +1 |

4. (b)

The address division will be given as:



CS • Computer Organization

9

India's Beet Institute for IEB, GATE & PSUs

5. (b)

| · · / | | | |
|-----------------------|--|----------------|---------------------|
| 1 clock is for 1 micr | o operation | | |
| 8 clock means 8 mi | crooperations | | |
| 150 instructions × 8 | micro operations = 1200 | | |
| \Rightarrow | 2 ¹⁰ < 1200 < 2 ¹¹ | | |
| \Rightarrow | 11 bits are required | | |
| Control address red | gister will use 11 bits | Control Signal | Control Word Offset |
| | H(CW) = 125 + 11 = 136 bits | 125 | 11 |
| SIZE OF CONTROL WORC | 1(000) = 120 + 11 = 100 Bits | I≪ CW - | |
| | | | |

6. (c)

- S₁: Main disadvantage of direct mapping is that cache hit ratio decreases sharply if two or more frequently used blocks map on to same region.
- S₂: Because each and every WRITE operation is done simultaneously on both cache and main memory.
 WRITE THROUGH results in more cache cycles than WRITE BACK.

7. (a)

 Write-After-Read Hazard :

 (1)
 $I_4 - I_2$

 (2)
 $I_4 - I_3$

 (3)
 $I_5 - I_4$

 Write-After-Write Hazard :
 (1)

 (2)
 $I_2 - I_1$

 (2)
 $I_5 - I_3$

So, there are total '3' write after read hazard and '2' write after write hazard.

8. (b)

Increment value is known when the current instruction is decoded within the IR.

9. (c)

The given address space is of 32 bits. Also, it is given that "111" as the MSB in those 29 bits, refer to IO devices. That means out of 32 '3'-bits are fixed, so total IO address space can be 1×2^{29} . Similarly, since "111" are reserved hence rest of 7 combinations represent memory location (000 to 110). So, the total memory address space will be 7×2^{29} .

10. (b)

Memory mapped I/O uses the same address bus to address both memory and I/O devices the memory and registers of the I/O devices are mapped to address values.

So, when an address is accessed by the CPU, it can depict whether the address range belongs to some I/O device or a memory location.

11. (a)

For non-pipelined processor:

For p-instruction execution time = $\frac{(p \times 5)}{5} = p$ ns

Pipelined processor:

For *p*-instruction execution time = $\frac{p}{3} = 0.33p$ ns

Speed-up =
$$\frac{p}{0.33p}$$
 = 3.03

12. (b)

Memory mapped I/O uses the same address bus to address both memory and I/O devices the memory and registers of the I/O devices are mapped to address values.

So, when an address is accessed by the CPU, it may refer to a portion of physical RAM, but it can also refer to memory of I/O device.

13. (b)

$$\begin{split} T_{avg} &= h_1 t_1 + (1 - h_1) h_2 (t_2 + t_1) + (1 - h_1) (1 - h_2) (t_3 + t_2 + t_1) \\ &= 0.65 \times 0.02 + 0.35 \times 0.45 \times 0.22 + 0.35 \times 0.55 \times 2.22 \\ &= 0.013 + 0.03465 + 0.42735 \\ &= 0.475 = 475 \, \mu \text{sec} \end{split}$$

14. (b)

Biased exponent = 18 + 64 = 82Representing 82 in binary $(82)_2 = (1010010)_2$ Representing mantissa in binary $(0.625)_{10} = (0.10100000)$

Floating point representation is as follows:

| Sign bit | Exponent | | | Mantissa |
|----------|----------|---|----------|----------|
| 0 | 1010010 | | 10100000 | |
| | 5 | 2 | A | 0 |

15. (a)

The minimum number of clock cycles can be obtained by writing its assembly code. The process in obtaining the outputs Z and R from input line X or Y via the same manner, such that the codes are not much different except there is a line code to execute store command when using input line X. The code is as follows:

| | Instruction | Meaning | |
|-------------------------|--------------|------------------------------|---------------|
| I_1 : | Load ACC, R | $ACC \leftarrow (R)$ | $\{R = A_i\}$ |
| <i>I</i> ₂ : | Inc, R | $R \leftarrow (R) + 1$ | |
| <i>I</i> ₃ : | Mul ACC, R | $ACC \gets (ACC) \times (R)$ | |
| I_4 : | Store R, ACC | $R \leftarrow (ACC)$ | |
| ~ | | | |

Constructing the table:

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|----------------|---|---|---|---|---|---|---|
| I_1 | F | D | Е | W | | | |
| I ₂ | | F | D | Е | W | | |
| I ₃ | | | F | D | Е | W | |
| I ₄ | | | | F | D | Е | W |

So, the minimum clock cycles required to complete one process is 7 clock cycles.

16. (b)

$$ET_{non-pipe} = Average CPI \times Cycle time (non-pipe)$$

= 5 × 0.25 µsec
= 1.25 µsec
$$ET_{pipe} = Average CPI_{pipe} \times Cycle time (pipe)$$

= 1 × 0.33 µsec
= 0.33 µsec



Speed-up =
$$\frac{ET_{\text{non-pipe}}}{ET_{\text{pipe}}}$$

= $\frac{1.25}{0.33}$ = 3.78 \approx 3.7

17. (d)

Increasing the cache line size brings in more from memory when a miss occurs. If accessing a certain byte suggests that nearby bytes are likely to be accessed soon (locality), then increasing the cache line essentially prefetches those other bytes. This, in turn, forestalls a later cache miss on those other bytes. If misses occur because the cache is too small, then the designers should increase the size! Conflict misses occur when multiple memory locations are repeatedly accessed but map to the same cache location. Consequently, when they are accessed, they keep kicking one another out of the cache. Increasing the associativity implies that each chunk of the cache is effectively doubled so that more than one memory item can rest in the same cache chunk.

18. (d)

Main memory size = 32768 blocks

1 block = 512 words

= 32768×512 words = $2^{15} \times 2^9 = 2^{24}$ words

Main memory takes 24 bits.

Block size = 512 words = 2^9 words

Number of bits for block size = 9 bits.

Number of blocks in set associative = 128

Number of blocks in one set = 4

Number of sets in cache = $\frac{128}{4} = 32 = 2^5$

Number of bits in set offset = 5 bits

| | 24 |) - = |
|-----|---------------|------------------|
| TAG | SET OFFSET | WORD OFFSET |
| 10 | 5 | 9 |

Number of TAG bits = 24 - (9 + 5) = 10 bits.

19. (b)

DMA is in burst mode i.e. the DMA interface gains bus mastership prior to the start of a block transfer and maintains control of the bus until the whole block is transferred.

Actual transfer time needed =
$$\frac{128B}{30KBps}$$

= 4.27 msec

Added to this is the time to transfer bus control at the beginning and end of transfer, which is

500 + 500 = 1000 nsec

This additional time is negligible.

So, the transfer time can be considered as 4.27 msec.

20. (b)

Considering each statement :

- S₁: Delayed control transfer, also known as delayed branching, is an attempt to cope with control hazards.
- S_2 : The branch target stores the previous target address for the current branch, other algorithms for branch prediction also exist.
- S_3 : For any given instruction set architecture implemented on a *N*-stage pipelined processor, *N* registers probably is not enough registers to completely prevent structural hazards involving a shortage of register hardware.

21. (b)

| D ₁ : | Number of stages, $k =$ | 5 |
|-------------------------|-----------------------------|---|
| | $\tau_i =$ | 3, 2, 4, 2, 3 ns |
| | <i>i</i> = | 1 to 5 |
| | τ = | $\max(\tau_i) + d$ here d is negligible |
| | τ = | 4 ns |
| D ₂ : | Number of stages, $k =$ | 8 |
| | $	au_i$ = | 2 ns each |
| | <i>i</i> = | 1 to 8 |
| | τ = | $max(\tau_0) = 2 nsec$ |
| Nur | mber of instructions, $n =$ | 100 |
| D ₁ : | $T_k =$ | $(n + k - 1)\tau$ |
| | = | $(100 + 5 - 1) \times 4$ |
| | = | 104 × 4 = 416 ns |
| D ₂ : | $T_k =$ | $(n + k - 1)\tau$ |
| _ | = | (100 + 8 - 1) × 2 |
| | = | 107 × 2 = 214 ns |
| | Total time saved = | 416 – 214 = 202 ns |

22. (a)

Average Memory Access time

$$= \text{Hit Time } L_1 + \text{Miss rate } L_1 \times (\text{Hit time } L_2 + \text{Miss rate } L_2 \times \text{Miss Penalty } L_2)$$

$$= 1 + 4\% (10 + 50\% \times 100) \left[\text{Miss rate } L_1 = \frac{40}{1000} \times 100 = 4\% \right]$$

$$= 1 + 4\% \times 60 \left[\text{Miss rate } L_2 = \frac{20}{40} \times 100 = 50\% \right]$$

$$= 3.4 \text{ clock cycles}$$
Alternate
$$T_{\text{avg}} = \text{Hit time}_{L1} + (\text{Miss rate}_{L1} * \text{Miss penality}_{L1})$$

$$\text{Miss penality}_{L1} = \text{Hit time}_{L2} + (\text{Miss rate}_{L2} * \text{Miss penality}_{L2})$$

$$= 10 \text{ cycles} + 50 \text{ cycles} = 60 \text{ cycles}$$

$$T_{\text{avg}} = \left(1 + \left(\frac{40}{1000} \times 60\right)\right) = 3.4 \text{ cycles}$$

23. (d)

| | IF | ID | OF | PD & WB |
|-------------------------|---------|---------|---------|----------|
| I_1 : | 1 m-ref | 3 m-ref | 2 m-ref | _ |
| <i>I</i> ₂ : | 1 m-ref | 1 m-ref | 1 m-ref | — |
| <i>I</i> ₃ : | 1 m-ref | _ | 1 m-ref | 2 cycles |
| I_4 : | 1 m-ref | _ | — | 2 m-ref |
| I_5 : | 1 m-ref | 3 m-ref | _ | 2 m-ref |
| I ₆ : | 1 m-ref | — | — | — |

Total time = $80 \text{ cycles} \times 0.5 \text{ ns} = 40 \text{ ns}$


24. (a)

Number of sets = n/kLet there are *x* words per block in main memory.

| | - | log ₂ mx _ | |
|---------------------|------------------|---|-----------------------|
| | TAG | SET | word |
| | | $\log_2(n/k)$ | - log ₂ x |
| No. of TAG bits $=$ | $\log_2(mx) - ($ | $\log_2 \frac{n}{k} + \log_2 \frac{n}{k}$ | $g_2 x$ |
| = | $\log_2(mx) -$ | $\log \frac{nx}{k} = 10$ | $\log_2 \frac{mk}{n}$ |

25. (a)

Block size = 16 byte = 2^4 byte = 4 bits Blocks in main memory = 2^{10} So number of sets = $\frac{2^{10}}{2^1} = 2^9 \Rightarrow 9$ bits # of bits in physical address = 2^{16} byte \Rightarrow 16 bits



26. (d)

Initially cache was empty

0 is miss and block containing 0th word would have been brought into cache. Again 2 is hit means 2nd address of memory available in same block as 0th address. But again 4 miss occurs.

:. 0th, 1st, 2nd words are surely in same block.

Since size to be power of '2' than $2^2 = 4$ bytes (Block size)

 $0\text{-miss} \rightarrow 128\text{-miss} \rightarrow 0\text{H} \rightarrow 128\text{H} \rightarrow 64\text{M} \rightarrow 0\text{M}$

64-miss affected $0 \Rightarrow 64$ maps in the same set as $0 \Rightarrow 128$ maps in the same set as zero. But the miss of 128 did not affect the presence of '0'.

 \Rightarrow At least 2-way set associative.

If it was more than 2-way associative then 64 would not have evicted 0.

 \Rightarrow Exactly 2-way set associative.

27. (c)

-63:11000001

| Multiplier | Pair with | |] | |
|------------|-----------|------|-----|-------------|
| 1 | 0 | (-1) | LSB | |
| 0 | 1 | (+1) | | |
| 0 | 0 | (0) | | |
| 0 | 0 | (0) | | 0-10000+1-1 |
| 0 | 0 | (0) | | 0-10000+1-1 |
| 0 | 0 | (0) | | |
| 1 | 0 | (-1) | + | |
| 1 | 1 | (0) | MSB | |

28. (c)

Memory format:

| rmat: | | | | |
|-----------------|---------------------------------|---|------------|-------------|
| | | TAG | SET offset | Word offset |
| | = 6 = 6 = 6 = 1 = 1 | block 64 words 64 × 16 bi 64 × 28 28 B 28 B 29 ₂ 128 7 bits | ts | |
| CM size | | | | |
| Number of lines | = - | $\frac{2^{13}}{2^7} = 2^6$ | | |
| Number of sets | = - | $\frac{2^6}{2^2} = 2^4$ | | |
| TAG | = 2 = 2 | 21 – (7 + 4 21 – 11 0 bits | l) | |

India's Best Institute for IES, GATE & PSUe

29. (a)

 $T_{1}(\text{Effective Access Time}) = 20 + (0.08) (60) = 24.8 \text{ ns}$ If size after changing the size is 2 times Miss rate = $0.08 - 0.08 \times 0.3 = 0.056$ Since cache size is 4 times then again miss rate reduces to Miss rate = $0.056 - 0.056 \times 0.3 = 0.0392$ $T_{2}(\text{Effective Access Time}) = 20 + 60 \times 0.0392 = 22.352 \text{ ns}$

Expected improvement = $\frac{(24.8 - 22.352)}{24.8} = 0.0987$

Expected improvement (%) = $0.0987 \times 100 = 9.87$

30. (a)

Prog. IO : CPU time depends on IO speed.

i.e., 1 MB 1 sec

8 B(1 word)?

$$ET_{Prog IO} = \frac{8B}{1MB} \sec = 8 \,\mu \sec$$

INT-IO : CPU time depends on interface latency.

$$ET_{INT-IO} = 2 \mu sec$$

$$S = \frac{ET_{Prog-IO}}{ET_{INT-IO}} = \frac{8}{2} = 4$$