

# CLASS TEST

S.No. : 01 LS1\_EC\_D\_080919

Microprocessor



## MADE EASY

India's Best Institute for IES, GATE & PSUs

Delhi | Noida | Bhopal | Hyderabad | Jaipur | Lucknow | Indore | Pune | Bhubaneswar | Kolkata | Patna

Web: [www.madeeasy.in](http://www.madeeasy.in) | E-mail: [info@madeeasy.in](mailto:info@madeeasy.in) | Ph: 011-45124612

# CLASS TEST 2019-2020

## ELECTRONICS ENGINEERING

Date of Test : 08/09/2019

### ANSWER KEY > Microprocessor

- |        |         |         |         |         |
|--------|---------|---------|---------|---------|
| 1. (d) | 7. (b)  | 13. (c) | 19. (d) | 25. (b) |
| 2. (d) | 8. (d)  | 14. (d) | 20. (d) | 26. (b) |
| 3. (b) | 9. (a)  | 15. (c) | 21. (a) | 27. (d) |
| 4. (b) | 10. (a) | 16. (d) | 22. (b) | 28. (c) |
| 5. (d) | 11. (d) | 17. (c) | 23. (c) | 29. (c) |
| 6. (a) | 12. (b) | 18. (b) | 24. (d) | 30. (b) |

**Detailed Explanations**

1. (d)


$$\begin{array}{r} 8C \text{ H} \\ + 7E \text{ H} \\ \hline 10A \text{ H} \end{array}$$

CY = 1

(A) = 0A H

3. (b)

CMA instruction complements the contents of accumulator



$\bar{A} = 10100101$

$A = 01011010 = 5 \text{ A H}$

6. (a)

MVI A, 82 H : (A) ← 82 H

XRA A :  $\begin{array}{r} 1000 \ 0010 \\ 1000 \ 0010 \\ \hline (A) \leftarrow 0000 \ 0000 = 00 \text{ H} \end{array}$

JP DISPLAY : Jump if positive ⇒ as sign flag = 0 after XRA A, condition for Jump is satisfied (Port 1) ← (A) ⇒ (Port 1) = 00 H.

8. (d)

Total number of input lines =  $16 = n$

Total number output lines =  $16 = m$

ROM size =  $2^n \times m = 2^{16} \times 16$   
=  $64 \text{ k} \times 16$

9. (a)

When ALE goes high data bus is used as address bus when it goes low it is used as data bus only.

10. (a)

The above instructions are used to multiply the contents of Register B by '2'.

11. (d)

|     | A <sub>15</sub> | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> | A <sub>10</sub> | A <sub>9</sub> | A <sub>8</sub> | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |
|-----|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| (a) | 0               | 0               | 0               | 0               | 0               | 0               | 0              | 1              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
|     | 0               | 0               | 0               | 0               | 0               | 0               | 1              | 0              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |
| (b) | 1               | 1               | 1               | 1               | 1               | 0               | 0              | 1              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
|     | 1               | 1               | 1               | 1               | 1               | 0               | 1              | 0              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |
| (c) | 0               | 0               | 0               | 1               | 0               | 1               | 0              | 1              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
|     | 0               | 0               | 0               | 1               | 0               | 1               | 1              | 0              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |
| (d) | 1               | 1               | 1               | 1               | 1               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
|     | 1               | 1               | 1               | 1               | 1               | 0               | 0              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |

For the address range to be represented by chip 1 and chip 2, A<sub>9</sub> A<sub>8</sub> should be either 01 or 10, here in option (d) A<sub>9</sub> A<sub>8</sub> is 00. So, this circuit can't address the range F800 H - F9FF H.

12. (b)

[PC]

0700 H LXI SP, 00FF H : contents of 0701 H = FF H, contents of 0702 H = 00 H

0703 H LXI H, 0701 H

0706 H MVI A, 20 H

0708 H SUB M

[PC] → 0709 H

When [PC] → 0709 H; contents of memory location 0701 H subtracted from accumulator.

i.e. 20 H – FF H = 21 H

13. (c)

05 H AND 80 H = 00 H

After ANI instruction, CY = reset, AC is set and S, Z, P are modified.

S = 0, Z = 1, AC = 1, P = 1, CY = 0

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
| 0  | 1  | X  | 1  | X  | 1  | X  | 0  |
| S  | Z  | X  | AC | X  | P  | X  | CY |

14. (d)

(i) DAD R<sub>P</sub> doesn't affect any flag except CY

(ii) PCHL copies the content of HL pair to the program counter

(iii) All have fetch of 6 T-states except XTHL which has fetch of 4T states

(iv) In INR R, all flags are affected except CY flag

15. (c)

After the execution of RET instruction the top two bytes of stacks are transferred to program counter.


17. (c)

MVI A, 45 H ⇒ A : 45 H

MOV B, A ⇒ B : 45 H

STC ⇒ CY = 1

CMC ⇒ CY = 0



(Rotate Accumulator Right with carry)

A: 0 0 1 0 0 0 1 0

B: 0 1 0 0 0 1 0 1

 A XOR B: 0 1 1 0 0 1 1 1  
└───┘ └───┘  
6            7

A : 67 H

18. (b)

The above program is used to multiply the contents of Accumulator by  $(10)_{10}$ . $10(A_{\text{initial}}) = 46 \text{ H} = (70)_{10}$ (BYTE 1) =  $(A_{\text{initial}}) = 07 \text{ H}$

19. (d)

starting address = 1001 H  
 ending address = 2016 H  
 size of memory = (2016 – 1001) H + 1 H  
 = 1016 H = 4118 bytes

20. (d)

|               |             |
|---------------|-------------|
| LXI H, 3000 H | HL : 3000 H |
| MOV E, M      | E : 02 H    |
| INX H         | HL : 3001 H |
| MOV D, M      | D : 30 H    |
| LDAX D        | A : 00 H    |
| MOV L, A      | L : 00 H    |
| INX D         | DE : 3003 H |
| LDAX D        | A : 30 H    |
| MOV H, A      | H : 30 H    |

After execution of the program contents of H = 30 H.

21. (a)


Moving reverse in the program given

Assuming contents at 2000 H as XX H

|              |                                     |
|--------------|-------------------------------------|
| LDA 2000 H : | (A) = XX H                          |
| CMA :        | (A) = FF H – XX H                   |
| ADI 01 H :   | (A) = FF H – XX H + 01 H            |
| STA 2100 H : | (A) = FF H – XX H + 01 H → (2100) H |

FF H – XX H + 01 H = 89 H  
 XX H = FF H – 89 H + 01 H  
 = 77 H

22. (b)



8000 H - 87FF H

25. (b)

RAM chip size = 1 k × 8 (1024 words of 8 bits each)

RAM to be constructed = 16 k × 16

$$\text{Number of chips required} = \frac{16 \text{ k} \times 16}{1 \text{ k} \times 8} = 16 \times 2$$

16 chips vertically, each having 2 chips horizontally required.

so, to select 16 chips vertically, we need 4 × 16 decoder, but available one is 2 × 4 decoder.

to construct a 4 × 16 decoder using 2 × 4 decoder,

$$\left(\frac{16}{4} = 4\right) + \left(\frac{4}{4} = 1\right) = \text{"5"} \quad 2 \times 4 \text{ decoders are required.}$$

26. (b)

|                     |  |
|---------------------|--|
| DELAY : MVI D, 18 H | $18 H = (24)_{10}$   |
| LOOP : DCR D        | $\Rightarrow 1 \text{ time} \Rightarrow 7 T$   |
| JNZ LOOP            | $\Rightarrow 24 \text{ times} \Rightarrow 24 (4 T)$                                      |
| RET                 | $\Rightarrow 23 \text{ times true} + 1 \text{ time false} \Rightarrow 23 (10 T) + (7 T)$ |
|                     | $\Rightarrow 1 \text{ time} \Rightarrow 10 T$  |

$$\begin{aligned} \text{total delay} &= (7 + 96 + 237 + 10) T - \text{states} \\ &= 350 T - \text{states} \end{aligned}$$

$$\text{one T - state} = \frac{1}{f_{\text{clock}}} = \frac{1}{5} \mu\text{s}$$

$$\text{total delay} = \frac{350}{5} \mu\text{s} = 70 \mu\text{s}$$

27. (d)

Initialization :

$$\begin{aligned} (3000 H) &= 03 H \\ (B) &= 03 H \\ (C) &= 03 H \\ (A) &= 00 H \end{aligned}$$

LOOP :

$$(A) = (A) + (B) + (B) + (B)$$

∴ ADD B instruction will be executed for 3 times

$$\begin{aligned} (A) &= 00 H + 3(03 H) = 09 H \\ (09 H) &= (09)_{10} \end{aligned}$$

28. (c)

|             |   |
|-------------|---|
| LHLD 3000 H | : Load HL Pair will                       |
|             | (L) ← (3000 H)                            |
|             | (H) ← (3001 H)                            |
| XCHG        | : Exchange HL with DE pair                |
| LHLD 3002 H | : (L) ← (3002 H)                          |
|             | (H) ← (3003 H)                            |
| DADD        | : Add DE pair with HL pair                |
| SHLD 3004 H | : Store result in address location 3004 H |
|             | (3004 H) ← (L)                            |
|             | (3005 H) ← (H)                            |

Before Execution

3000 H : 12 H  
 3001 H : 04 H  
 3002 H : 04 H  
 3003 H : 03 H

$$0412 H + 0304 H = 0716 H$$

After Execution

3004 H : 16 H  
 3005 H : 07 H

contents of memory location 3004 H = 16 H.

29. (c)

MVI B, 00 H : (B) ← 00 H  
 MVI A, 1C H : (A) ← 1C H  
 DCR B : (B) ← (B) - 1 = FF H

DAA : Adjust the accumulator to BCD values

(A) = 1C H

$$\begin{array}{r} 00011100 \\ + \quad \quad 0110 \\ \hline 00100010 \end{array}$$

Hence (A) : 22 H

Contents of 3000 H is 22 H

$$22 \text{ H} = (16 \times 2 + 2)_{10} = (34)_{10}$$

30. (b)

The above program displays the absolute value of DATA 1. If DATA 1 is negative, it determines its 2's complement and displays at PORT 1.

$$(A) = 87 \text{ H} = (10000111)_2$$

MSB is 1, so sign flag S = 1 after ORA A and condition for JM DSPLY is satisfied.

so,

$$\begin{aligned} (\text{PORT } 1) &= 2\text{'s complement of } (10000111)_2 \\ &= (01111000)_2 + (1)_2 \\ &= (01111001)_2 = (79)_{16} \text{ or } 79\text{H} \end{aligned}$$

