CLASS TEST

6.

(C)

12.

(a)

18.

(C)

24.

(C)

30.

(b)





DETAILED EXPLANATIONS

1. (d)

Computer uses addressing mode technique for giving program versatility to user by providing facilities as a pointer to memory counters for loop control and to reduce number of bits in the field of instruction. Addressing modes are used in specifying rules for modifying or interpreting address field of the instruction. So all options are correct.

2. (b)

Dirty bit is used to represent the status of cache whether it has been defined after copying from main memory to cache. Dirty bit = 0 shows no modification and dirty bit = 1 shows modification.

3. (c)

For making use of pointer in programs, indirect addressing mode is used.

Pointer stores the address of an variable and indirect addressing mode stores address of effective address in instruction.

Position independent code makes use of relocation concept which is implemented by the use of relative addressing mode which uses relocation register to set the difference of logical and physical address. Immediate addressing mode provides the value directly in the instruction which is suitable to be used for constant operands of the program.

4. (b)

1 sec
$$\rightarrow$$
 50 kbyte
1 byte $\rightarrow \frac{1}{50k} = 20 \times 10^{-6}$ sec = 20 µsec
For interrupt driven mode it takes 50 µsec

So performance achieved when interrupt driven used over programmed I/O

$$S = \frac{ET_{prog-IO}}{ET_{INT-IO}}$$
$$S = \frac{20}{50} = 0.4$$

5. (b)

In horizontal: 1 + 5 + 7 + 15 + 8 = 36In vertical: log $1 + \log 5 + \log 7 + \log 15 + \log 8 = 1 + 3 + 3 + 4 + 3 = 14$ Total saved bits = 36 - 14 = 22

6. (c)

Address format

	— 16 bits —	*
Opcode	Address	Address
6	5	5

Number of operations = $2^6 = 64$ Number of free opcodes after 2-address = 64 - 2 = 62Number of 1 add instruction = $62 \times 32 = 1984$ Free opcodes = 1984 - 1024 = 960

Number of 0 add instruction = $960 \times 32 = 30720$

7. (b)

• More than one word are put in one cache block to explicit in the spatial locality of reference.

8 Computer Science & IT

- By the help of virtual memory, programs can exceed from the size of primary memory, hence increases the degree of multi programming.
- Increasing RAM will result in fewer page faults.
- Hence only S_2 is the correct statement.

8. (c)

Multiplier	Pair with $(q - 1)$	Recorder
0	0	0
1	0	-1
1	1	0
0	1	+1
1	0	-1
0	1	+1
0	0	0
1	0	-1
0	1	+1
1	0	-1
1	1	0
0	1	+1

9. (c)

251 opcodes \Rightarrow 8 bits for each register

 \therefore Opcode R_1, R_2, R_3, R_4

8 bits + 5 × 4 bits = 8 + 20 = 28 bits [\therefore 4 for 4 registers i.e., R_1, R_2, R_3, R_4].

10. (b)

Format of single precision floating point is

32 bits							
S	Exponant	Mantissa					
1 bit	8 bits	23 bits					
0	10000111	1010000000000					

Value = $1.M \times 2^{E_{-127}} = 1.1010 \times 2^{135 - 127} = (1.1010)_2 \times 2^8 = 1.625 \times 2^8$ = $(416)_{10}$

Octal representation

 8	416	
8	52	0
	6	4

Octal representation is (640).

11. (d)

- S1: Compulsory miss can be reduced by increasing the line size i.e., reduce number of lines.
- **S2:** Conflict miss are occur when too many blocks are mapped into same line or set. So by increasing the associativity i.e. increases the size of set and increases the number of sets.

S3: Capacity miss can be reduced by increasing the cache memory size.

All of the three statements are true.

12. (a)

 $512 \text{ kW} = 2^{19} \text{ words} = 19 \text{ bit address}$





 $A_{18} \quad A_{17} \quad A_{16} \dots A_1 \quad A_0$ Memory address $\begin{cases}
0 & 0 \\
0 & 1 \\
1 & 0
\end{cases}$ Input output address $\longrightarrow 1 \quad 1$

So number of input output addresses = 1×2^{17} Number of memory addresses = 3×2^{17}

13. (d)

All the above statements are correct.

- S1: Reference bit some times called access bit used in page table entry to show if page is replaced or not.
- **S2:** In hierarchial memory access, CPU perform read and write operation only on level 1 memory. If miss occur then data is first transferred to level 1 then CPU access data.
- **S3:** In simultaneous memory access, CPU perform read and write operation on any level of memory i.e. not necessary to take data first into level 1 memory than access it.

14. (d)



2¹⁴ two address instructions are possible.

Here 400 two addresses are needed so $(2^{14} - 400)$ op-codes are free.

We can store $(2^{14} - 400) \times 2^9$ one address instructions.

15. (a)

Write through protocol update cache and main memory simultaneously where write back first cache is updated and marked by dirty bit then main memory is updated.

Dirty bits are used by only write back protocol to know which cache block is updated.

16. (a)

For non-pipelined processor:

For p-instruction execution time = $\frac{(p \times 5)}{5} = p$ ns

Pipelined processor:

For *p*-instruction execution time = $\frac{p}{3} = 0.33p$ ns

Speed-up =
$$\frac{p}{0.33p}$$
 = 3.03

17. (b)

Memory mapped I/O uses the same address bus to address both memory and I/O devices the memory and registers of the I/O devices are mapped to address values.

So, when an address is accessed by the CPU, it may refer to a portion of physical RAM, but it can also refer to memory of I/O device.



18. (c)



19. (a)

Number of interupts generated = 5000 interrupt / sec Time by 1 interrupt = 200 μ sec Time consumed by every interrupt = 250 μ s Fraction of processor time consumed = 200/250 = 0.8 In % = 0.8 × 100 = 80

20. (c)

Speedup (S) =
$$\frac{1}{(1 - \text{Cache \% used}) + \left[\frac{\text{Cache \% used}}{\text{Speedup using cache}}\right]}$$
$$= \frac{1}{(1 - F) + \left(\frac{F}{S}\right)} = \frac{1}{(1 - 0.9) + \left(\frac{0.9}{30}\right)} = \frac{1}{(0.1) + \left(\frac{0.9}{30}\right)} = \frac{30}{3.9} = 7.69$$

21. (a)

 $\begin{array}{rcl} {\sf CPI} &=& {\sf CPI}_{\sf execution} + {\sf Memory stall per instruction} & \dots (1) \\ {\sf Memory stall per instruction} &=& {\sf Memory access / Instruction * Miss rate * Miss penalty} & \dots (2) \\ {\sf Memory access / Instruction} &=& {\sf Instruction fetch + Load / store} = 1 + 0.3 = 1.3 & \dots (3) \\ {\sf from (2) and (3)} & & & & & & \\ {\sf Memory stall / Instruction} &=& 1.3 \times 0.15 \times 5 = 0.975 & & \dots (4) \\ {\sf from (1) and (4)} & & & \\ {\sf CPI} &=& 1.1 + 0.975 = 2.075 & & & & \\ \end{array}$

The ideal memory CPU with no misses = $\frac{2.075}{1.1}$ = 1.88 time faster

22. (a)

DMA transfer character at rate of 19200 bpsec

8 bit = 1 character So, 192000 b = 2400 characterSo, 1 sec = 2400 character

$$1 \text{ character } = \frac{1}{2400} = 416.7 \times 10^{-6} \text{ sec}$$
Processor fetch rate is 2 MIPS
$$1 \text{ MIPS } = 1 \text{ sec}$$

$$1 \text{ Instruction } = \frac{1}{2 \times 10^{6}} = 0.5 \text{ micro-sec}$$
% slow down using DMA =
$$\frac{0.5 \times 10^{-6}}{416.7 \times 10^{-6}} \times 100 = \frac{0.5}{416.7} = 0.11\%$$

23. (c)

	32		
Tag	Line	Word offset	
32 – (14+5) = 13	$\log_2(14 \text{ bit}) = 14$	log ₂ 32 = 5	

Main memory address:

MADE EASY

at Institute for IES, GATE & PSUs

1010101110101	01110101011101	01011			
Tag	LO	W0			
Line offset = 2 B 5 B					

2-way set associative cache:

Number of set =
$$\frac{N}{P \cdot way} = \frac{2^{14}}{2^1} = 2^{13}$$

Tag Set Word offset
 $32 - (13+5) = 14$ $\log_2 2^{13} = 13$ $\log(32) = 5$
1010101110101 11101011101 01011
Tag S0 W0
Set offset = 1 D 5 D

Total number of opcode possible with 5 bit = 3216 opcode for double operand remaining = 32 - 26 = 6Remaining = $2^6 \times 6 = 384$

Out of 384, 184 single operand instruction, so remaining are 384 - 184 = 200Total number of free instruction (zero operand) = $200 \times 2^6 = 2^6 \times 200 = 12800$

	C ₁	<i>C</i> ₂	<i>C</i> ₃	C ₄	<i>C</i> ₅	<i>C</i> ₆	C ₇	C ₈	C ₉	C ₁₀
I_1	IF	ID	EX	MM	WB					
I_2		IF	ID	EX	MM	WB				
I_3			IF	ID	ID	EX	MM	WB		
I_4				IF	-	ID	EX	MM	WB	
I_5						IF	ID	EX	MM	WB

10 clock cycles used.

To achieve the CPI = 1 number of instructions must be inserted = 10. Number of instructions present using operand forwaring with 10 cycles = 10-5=5



26. (d)

Given memory is byte addressable:

27. (b)

16 bytes per block, so there are $\log_2 16 = 4$ bits. Cache size = 17408 bytes

$$\therefore \frac{17408}{16} = 1088 \text{ blocks}$$

The cache is 17 way associative, so, there are $\frac{1088}{17} = 64$ sets $\therefore \qquad \log_2 64 = 6$ bits (set number)

$$\therefore$$
 log₂64 = 6 bits (set number)
Number of tag bits is 32 - 6 - 4 = 22 tag bits.

$$22 + 4 = 26$$

28. (a)

$$S_x = \frac{\text{Pipeline depth}}{(1 + \text{Frequency} \times \# \text{stalls per instruction})} = \frac{5}{1 + (0.3 \times 4)} = 2.27$$
$$S_y = \frac{9}{1 + (0.3 \times 8)} = 2.64$$
$$\frac{S_x}{S_y} = 0.859$$

29. (c)

Speed up =
$$\frac{\text{Pipeline depth}}{(1 + \text{Branch frequency} \times \text{Branch penalty})} \ge 4$$
$$\frac{5}{1 + P \times 3} \ge 4$$
$$4 + 12P \le 5$$
$$12P \le 1$$
$$P \le \frac{1}{12} = 0.0833$$

 6►	5	I ≪ 5 >			
Opcode	Reg 1	Reg 2	Immediate Operand		

49 instructions \Rightarrow 6 bits needed for Op-code 32 registers \Rightarrow 5 bits needed for register operands Immediate operand bits = 8 Minimum value = $-2^7 = -128$ Since 1 bit is gone for sign representation.