						S.No. :	01 NC	D_EE_NW_ processors	090619
Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: www.madeeasy.in E-mail: info@madeeasy.in Ph: 011-45124612									
			20 20	\SS 19 [.]	-2	ΓES 020	T)		
							- பா		
			Date o	JAL f Test	EN :09/	GINEE 06/2019	:HIN ?	JG	
			Date o	JAL f Test	EN(:09/	GINEE 06/2019	: HIN >	JG	
ANS	SWER KEY	>	Date o Microp	f Test	EN(:09/	GINEE 06/2019	: HIN ?	JG	
ANS 1.	SWER KEY (d)	> 7.	Date o Micrope (c)	f Test	EN(:09/ ors (a)	GINEE 06/2019 19.	(c)	JG 	. (c)
ANS 1. 2.	SWER KEY (d) (b)	> 7. 8.	Date o Microp (c) (c)	rocesso 13.	EN(:09/ ors (a) (c)	GINEE 06/2019 19. 20.	(c) (c)	JG 25 26	. (c) . (d)
AN 1. 2. 3.	SWER KEY (d) (b) (d)	> 7. 8. 9.	Date o Microp (c) (c) (c)	f Test rocesso 13. 14. 15.	EN(:09/ ors (a) (c) (a)	GINEE 06/2019 19. 20. 21.	(c) (c) (a)	JG 25 26 27	. (c) . (d) . (a)
ANS 1. 2. 3. 4.	SWER KEY (d) (b) (d) (a)	> 7. 8. 9. 10.	Date o Micropi (c) (c) (c) (b)	f Test rocesso 13. 14. 15. 16.	EN(:09/ ors (a) (c) (a) (b)	GINEE 06/2019 19. 20. 21. 22.	(c) (c) (a) (d)	JG 25 26 27 28	. (c) . (d) . (a) . (b)
ANS 1. 2. 3. 4.	SWER KEY (d) (b) (d) (a) (b)	 7. 8. 9. 10. 11. 	Date o Micrope (c) (c) (c) (b) (a)	rocesso 13. 14. 15. 16. 17.	EN(:09/ ors (a) (c) (a) (b) (b)	GINEE 06/2019 19. 20. 21. 22. 23.	(c) (c) (a) (d) (d)	JG 25 26 27 28 29	. (c) . (d) . (a) . (b) . (c)



DETAILED EXPLANATIONS

1. (d)

All instruction clear the accumulator.

XRA	А	; A ⊕ A
ANI	00H	; A AND 00
MVI	А	; $00 \rightarrow A$

7. (c)

 A_0 to A_4 are connected to NAND Gate and $A_5 - A_{15}$ lines are used to select any of 2048 addresses so to

A ₁₅	A_{14}	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

So $(0\ 0\ 1\ F)_{H}$ to $(FFFF)_{H}$

11. (a)

MVI A, $01H \rightarrow A = 01H$

 $ORA A \rightarrow A = 01H, CY = 0, AC = 0$

Loop: RAR A \rightarrow 00H, CY = 1

JNC Loop; statement is false come out from the loop

HLT

So, the loop will be executed 1 time.

12. (c)

The instruction Push B store the contents of BC in the stack. The POP PSW instruction copies the contents of BC in to PSW. The contents of register C will be copied into flag register.

 $D_0 = 1 = \text{carry flag}, D_6 = 0 = \text{zero flag}.$

13. (a)

MVI	B, 89H	; 89 \rightarrow B
MOV	А, В	; $B \to A$
MOV	С, А	; $A \rightarrow C$
MVI	D, 37H	; $37 \rightarrow D$
Out	Port 1	; Display A
The conte	ents of Δ is 8	αн

The contents of A is 89 H.

15. (a)

After POP instruction contents of H-L register are given by

```
H \rightarrow 23 H
          L \rightarrow 10 H
and After executing SHLD 2050
     2050 \rightarrow 10 \text{ H}
     2051 \rightarrow 23 H
```

17. (b)

After executing RAR contents of accumulator becomes (07)_H

After executing XCHG instruction contents of DE register pair becomes

 $D \rightarrow 21H$

 $E \rightarrow 00H$

STAX, D instruction loads the contents of accumulator into memory location pointed by register DE So 2100 \rightarrow (07)_H



22. (d)

The bit position of flag register is as follows.

Result must have odd parity and $D_7 = 1$.

28. (b)

Instructions a and b mask the lower order address and not the higher order address. ANI OFH; A AND OFH \rightarrow A ANA $\,$ B; A AND B \rightarrow A

29. (c)

LXIH, 9258H: 9258H \rightarrow HLMOVA, M: (9258H) \rightarrow A

 $\mathsf{CMA} \qquad : \ \overline{\mathsf{A}} \to \mathsf{A}$

 $\mathsf{MOV} \qquad \mathsf{M, A} \qquad : \mathsf{A} \to \mathsf{M}$

This program complements the data of memory location 9258H. Best appropriate option is a.

####